参数资料
型号: LT3845IFE#PBF
厂商: Linear Technology
文件页数: 19/26页
文件大小: 0K
描述: IC REG CTRLR BUCK PWM CM 16TSSOP
标准包装: 95
PWM 型: 电流模式
输出数: 1
频率 - 最大: 500kHz
电源电压: 4 V ~ 60 V
降压:
升压:
回扫:
反相:
倍增器:
除法器:
Cuk:
隔离:
工作温度: -40°C ~ 125°C
封装/外壳: 16-TSSOP(0.173",4.40mm)裸露焊盘
包装: 管件
LT3845
APPLICATIONS INFORMATION
FET carry PGND currents. SGND originates at the negative
terminal of the V OUT bypass capacitor, and is the small
signal reference for the LT3845.
Don’t be tempted to run small traces to separate ground
paths. A good ground plane is important as always,
but PGND referred bypass elements must be oriented
such that transient currents in these return paths do not
corrupt the SGND reference.
During the dead-time between switch conduction, the
body diode of the synchronous FET conducts inductor
current. Commutating this diode requires a signi?cant
charge contribution from the main switch. At the instant
the body diode commutates, a current discontinuity is
created and parasitic inductance causes the switch node
to ?y up in response to this discontinuity. High currents
and excessive parasitic inductance can generate ex-
tremely fast dV/dt rise times. This phenomenon can cause
avalanche breakdown in the synchronous FET body di-
ode, signi?cant inductive overshoot on the switch node,
and shoot-through currents via parasitic turn-on of the
synchronous FET. Layout practices and component ori-
entations that minimize parasitic inductance on this node
is critical for reducing these effects.
Ringing waveforms in a converter circuit can lead to device
failure, excessive EMI, or instability. In many cases, you
can damp a ringing waveform with a series RC network
across the offending device. In LT3845 applications, any
ringing will typically occur on the switch node, which
can usually be reduced by placing a snubber across the
synchronous FET. Use of a snubber network, however,
should be considered a last resort. Effective layout practices
typically reduce ringing and overshoot, and will eliminate
the need for such solutions.
Effective grounding techniques are critical for successful
DC/DC converter layouts. Orient power path components
such that current paths in the ground plane do not cross
through signal ground areas. Signal ground refers to
the Exposed Pad on the backside of the LT3845 IC in the
TSSOP package. SGND is referenced to the (–) terminal
of the V OUT decoupling capacitor and is used as the con-
verter voltage feedback reference. Power ground currents
are controlled on the LT3845 via the PGND pin, and this
ground references the high current synchronous switch
drive components, as well as the local V CC supply. It is
important to keep PGND and SGND voltages consistent
with each other, so separating these grounds with thin
traces is not recommended. When the synchronous
FET is turned on, gate drive surge currents return to the
LT3845 PGND pin from the FET source. The BOOST supply
refresh surge currents also return through this same path.
The synchronous FET must be oriented such that these
PGND return currents do not corrupt the SGND reference.
Problems caused by the PGND return path are generally
recognized during heavy load conditions, and are typically
evidenced as multiple switch pulses occurring during a
single switch cycle. This behavior indicates that SGND is
being corrupted and grounding should be improved. SGND
corruption can often be eliminated, however, by adding a
small capacitor (100pF to 200pF) across the synchronous
switch FET from drain to source.
The high di/dt loop formed by the switch MOSFETs and
the input capacitor (C IN ) should have short wide traces
to minimize high frequency noise and voltage stress from
inductive ringing. Surface mount components are preferred
to reduce parasitic inductances from component leads.
Connect the drain of the main switch MOSFET directly to
the (+) plate of C IN , and connect the source of the syn-
chronous switch MOSFET directly to the (–) terminal of
C IN . This capacitor provides the AC current to the switch
MOSFETs. Switch path currents can be controlled by
orienting switch FETs, the switched inductor, and input
and output decoupling capacitors in close proximity to
each other.
Locate the V CC and BOOST decoupling capacitors in close
proximity to the IC. These capacitors carry the MOSFET
drivers’ high peak currents. Locate the small-signal
components away from high frequency switching nodes
(BOOST, SW, TG, V CC and BG). Small-signal nodes are
oriented on the left side of the LT3845, while high current
switching nodes are oriented on the right side of the IC
to simplify layout. This also helps prevent corruption of
the SGND reference.
Connect the V FB pin directly to the feedback resistors
independent of any other nodes, such as the SENSE – pin.
The feedback resistors should be connected between
the (+) and (–) terminals of the output capacitor (C OUT ).
3845fd
19
相关PDF资料
PDF描述
LTC3785IUF#PBF IC REG CTRLR BST PWM VM 24-QFN
LT3724IFE#PBF IC REG CTRLR BST INV PWM 16TSSOP
LTC3862IUH#PBF IC REG CTRLR BST PWM CM 24-QFN
LTC1709EG-8#PBF IC REG CTRLR BUCK PWM CM 36-SSOP
LTC1709EG-7#PBF IC REG CTRLR BUCK PWM CM 36-SSOP
相关代理商/技术参数
参数描述
LT3845IFETRPBF 制造商:LINER 制造商全称:Linear Technology 功能描述:High Voltage Synchronous Current Mode Step-Down Controller with Adjustable Operating Frequency
LT3845IFE-TRPBF 制造商:LINER 制造商全称:Linear Technology 功能描述:High Voltage Synchronous Current Mode Step-Down Controller with Adjustable Operating Frequency
LT3845MPFE 制造商:Linear Technology 功能描述:Step Down Controller 16-Pin TSSOP EP 制造商:Linear Technology 功能描述:HIGH VOLTAGE SYNCHRONOUSCURRENT MODE STEP-DOWNCONTROLLER WITH ADJUSTABLEOPERATING FREQUENCY
LT3845MPFE#PBF 功能描述:IC REG CTRLR BUCK PWM CM 16TSSOP RoHS:是 类别:集成电路 (IC) >> PMIC - 稳压器 - DC DC 切换控制器 系列:- 标准包装:2,000 系列:- PWM 型:电流模式 输出数:1 频率 - 最大:1MHz 占空比:50% 电源电压:9 V ~ 10 V 降压:无 升压:是 回扫:是 反相:无 倍增器:无 除法器:无 Cuk:无 隔离:无 工作温度:-40°C ~ 85°C 封装/外壳:8-TSSOP(0.173",4.40mm 宽) 包装:带卷 (TR)
LT3845MPFE#PBF 制造商:Linear Technology 功能描述:IC SYNC STEP-DOWN CONTROLLER 16-TSSOP