- 您现在的位置：买卖IC网 > PDF目录1826 > LT8582IDKD#TRPBF (Linear Technology)IC REG MULTI CONFIG ADJ 3A 24DFN PDF资料下载
参数资料
| 型号： | LT8582IDKD#TRPBF |
| 厂商： | Linear Technology |
| 文件页数： | 12/36页 |
| 文件大小： | 0K |
| 描述： | IC REG MULTI CONFIG ADJ 3A 24DFN |
| 标准包装： | 2,500 |
| 类型： | 升压（升压），反相，回扫，Sepic |
| 输出类型： | 可调式 |
| 输出数： | 2 |
| 输出电压： | 最高 42V |
| 输入电压： | 2.5 V ~ 22 V |
| PWM 型： | 电流模式 |
| 频率 - 开关： | 200kHz ~ 2.5MHz |
| 电流 - 输出： | 3A |
| 同步整流器： | 无 |
| 工作温度： | -40°C ~ 125°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 24-WFDFN 裸露焊盘 |
| 包装： | 带卷 (TR) |
| 供应商设备封装： | 24-DFN（7x4） |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页当前第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页
LT8582
OPERATION
Refer to the State Diagram (Figure 2) for the following
description of the LT8582’s operation during a fault
event. When a fault is detected on a channel, the LT8582
disables the CLKOUT pin for that channel, turns off the
power switches for that channel and the GATE pin for that
channel becomes high impedance. The external PMOS,
M1, is turned off by the external R GATE resistor (see
Block Diagram). With the external PMOS turned off, the
power path from V IN to V OUT is opened, protecting
power path components. Also, as soon as the feedback
voltage falls inside the range 65mV < FBX < 1.15V, PG
OPERATION – CURRENT LIMIT
The current limit operates independently of the FAULT
current limit. The current limit sets a maximum switch
current. This switch current limit is duty cycle dependent,
but for most applications will be around 3A minimum (see
the Electrical Characteristics). Once this limit is reached,
the switch duty cycle decreases, reducing the magnitude
of the output voltage. If, despite the reduced duty cycle
the switch current reaches the FAULT current limit, the part
will behave as described in the Operation – Fault section.
pulls low. Refer to Figure 4 for the case of an output short.
CLKOUT
At the beginning of a fault event, a timeout sequence com-
mences where the SS pin for that channel is charged up to
1.84V (the SS pin will continue charging up to ~2.1V and
be held there in the case of a FAULT event that still exists)
and then discharged to 55mV. This timeout period relieves
the chip, the PMOS and other power path components
5V/DIV
V OUT1
5V/DIV
GATE
5V/DIV
I L1
5A/DIV
from electrical and thermal stress for a minimum amount
of time set by the voltage ramp rate on the SS pin.
20μs/DIV
8582 F04
Figure 4. Output Short-Circuit Protection of the LT8582
8582f
12
相关PDF资料 |
PDF描述 |
|---|---|
| LTC1043CSW#TRPBF | IC BUILDNG BLK SW-CAP DUAL18SOIC |
| LTC1044CS8#TRPBF | IC REG MULTI CONFIG 20MA 8SOIC |
| LTC1046IS8#TRPBF | IC REG SWITCHD CAP DIV INV 8SOIC |
| LTC1142LCG-ADJ#TRPBF | IC REG CTRLR BUCK PWM CM 28-SSOP |
| LTC1143LCS#PBF | IC REG CTRLR BUCK PWM CM 16-SOIC |
相关代理商/技术参数 |
参数描述 |
|---|---|
| LT8584IFE#PBF | 制造商:Linear Technology 功能描述:IC BATT CELL BALANCE 16TSSOP 制造商:Linear Technology 功能描述:BATTERY BALANCER, 2.5V-5.3V, TSSOP-16, Supply Voltage Min:2.5V, Supply Voltage M |
| LT8610 | 制造商:LINER 制造商全称:Linear Technology 功能描述:42V, 2.5A Synchronous Step-Down Regulator |
| LT8610ABEMSE#PBF | 制造商:Linear Technology 功能描述:SWITCHING REG, BUCK, ADJ, 2.2MHZ, MSOP16, Primary Input Voltage:42V, No. of Outp |
| LT8610AEMSE#PBF | 制造商:Linear Technology 功能描述:IC REG BUCK SYNC ADJ 2.5A 16MSOP 制造商:Linear Technology 功能描述:SWITCHING REG, BUCK, ADJ, 2.2MHZ, MSOP16, Primary Input Voltage:42V, No. of Outp |
| LT8610AHMSE#PBF | 制造商:Linear Technology 功能描述:IC REG BUCK SYNC ADJ 2.5A 16MSOP 制造商:Linear Technology 功能描述:SWITCHING REG, BUCK, ADJ, 2.2MHZ, MSOP16 制造商:Linear Technology 功能描述:SWITCHING REG, BUCK, ADJ, 2.2MHZ, MSOP16, Primary Input Voltage:42V, No. of Outp |
发布紧急采购，3分钟左右您将得到回复。