- 您现在的位置：买卖IC网 > PDF目录1826 > LT8582IDKD#TRPBF (Linear Technology)IC REG MULTI CONFIG ADJ 3A 24DFN PDF资料下载
参数资料
| 型号： | LT8582IDKD#TRPBF |
| 厂商： | Linear Technology |
| 文件页数： | 7/36页 |
| 文件大小： | 0K |
| 描述： | IC REG MULTI CONFIG ADJ 3A 24DFN |
| 标准包装： | 2,500 |
| 类型： | 升压（升压），反相，回扫，Sepic |
| 输出类型： | 可调式 |
| 输出数： | 2 |
| 输出电压： | 最高 42V |
| 输入电压： | 2.5 V ~ 22 V |
| PWM 型： | 电流模式 |
| 频率 - 开关： | 200kHz ~ 2.5MHz |
| 电流 - 输出： | 3A |
| 同步整流器： | 无 |
| 工作温度： | -40°C ~ 125°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 24-WFDFN 裸露焊盘 |
| 包装： | 带卷 (TR) |
| 供应商设备封装： | 24-DFN（7x4） |
第1页第2页第3页第4页第5页第6页当前第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页
LT8582
PIN FUNCTIONS
(CH1/CH2)
R FBX = ? OUT
R FBX = ? OUT
FBX1,FBX2(Pin6/Pin7): PositiveandNegativeFeedback
Pins. For an inverting or noninverting output converter,
tie a resistor from the FBX pin to V OUT according to the
following equations:
? V – 1.204V ?
? Converter
? 83.3μA ? ; Noninverting
? | V | + 7mV ?
?
? 83.3μA ? ; Inverting Converter
VC1, VC2 (Pin 5/Pin 8): Error Amplifier Output Pins. Tie
external compensation network to these pins.
GATE1, GATE2 (Pin 4/Pin 9): PMOS Gate Drive Pins. The
GATE pin is a pull-down current source and can be used
to drive the gate of an external PMOS transistor for output
short-circuit protection or output disconnect. The GATE
pin current increases linearly with the SS pin voltage,
with a maximum pull-down current of 1mA at SS voltages
exceeding 550mV. Note that if the SS voltage is greater
than 550mV and the GATE pin voltage is less than 2V, the
GATE pin looks like a 2kΩ impedance to ground. See the
Appendix for more information.
PG1, PG2 (Pin 3/Pin 10): Power Good Indication Pins.
This active high pin indicates that the FBX pin voltage for
the corresponding channel is within 4% of its regulation
voltage (V FBX > 1.15V for noninverting outputs or V FBX <
65mV for inverting outputs). For most applications, a 4%
change in V FBX corresponds to an 8% change in V OUT . This
open drain output requires a pull-up resistor to indicate
power good. Also, the status is valid only when SHDN >
1.31V and V IN > 2.3V.
VIN1, VIN2 (Pin 2/Pin 11): Input Supply Pins. Must be
locally bypassed.
SWA1, SWA2 (Pin 1/Pin 12): Master Switch Pins. This is
the collector of the internal master NPN power switch for
each channel. SWA is designed to handle a peak collector
current of 1.7A (minimum). Minimize the metal trace area
connected to this pin to minimize EMI.
SWB1, SWB2 (Pin 24/Pin 13): Slave Switch Pins. This is
the collector of the internal slave NPN power switch for
each channel. SWB is designed to handle a peak collector
current of 1.3A (minimum). Minimize the metal trace area
connected to this pin to minimize EMI.
CLKOUT1, CLKOUT2 (Pin 23/Pin 14): Clock Output Pins.
Use these pins to synchronize one or more other ICs to
either channel of the LT8582. Can also be used to syn-
chronize channel 1 or channel 2 of the LT8582 with the
other channel of the LT8582. This pin oscillates at the same
frequency as the internal oscillator of the part or, if active,
the SYNC pin. The CLKOUT pin signal on CH1 is 180° out
of phase with the internal oscillator or SYNC pin and the
duty cycle is fixed at ~50%. The CLKOUT pin signal on
CH2 is in phase with the internal oscillator or SYNC pin
and the duty cycle varies linearly with the part’s junction
temperature. Note that CLKOUT of either channel is only
meant to drive capacitive loads up to 120pF.
SHDN1 , SHDN2 (Pin 22/Pin 15): Shutdown Pins. In
conjunction with the UVLO (undervoltage lockout) circuit,
these pins are used to enable/disable the channel and
restart the soft-start sequence. Drive below 0.3V to dis-
able the channel with very low quiescent current. Drive
above 1.31V (typical) to activate the channel and restart
the soft-start sequence. Do not float these pins.
RT1, RT2 (Pin 21/Pin 16): Timing Resistor Pins. Adjusts the
switching frequency of the corresponding channel. Place
a resistor from these pins to ground to set the frequency
to a fixed free running level. Do not float these pins.
SS1, SS2 (Pin 20/Pin 17): Soft-Start Pins. Place a soft-
start capacitor here. Upon start-up, the SS pins will be
charged by a (nominally) 250k resistor to ~2.1V. During
a fault, the SS pin for the corresponding channel will be
slowly charged up and discharged as part of a timeout
sequence (see the State Diagram for more information).
SYNC1, SYNC2 (Pin 19/Pin 18): Use to synchronize the
switching frequency of a channel to an outside clock. The
high voltage level of the clock must exceed 1.3V and the
low level must be less than 0.4V. Drive these pins to less
than 0.4V to revert to the internal free running clock for the
corresponding channel. See the Applications Information
section for more information.
GND (Exposed Pad Pin 25): Ground. Exposed pad must
be soldered directly to local ground plane.
8582f
7
相关PDF资料 |
PDF描述 |
|---|---|
| LTC1043CSW#TRPBF | IC BUILDNG BLK SW-CAP DUAL18SOIC |
| LTC1044CS8#TRPBF | IC REG MULTI CONFIG 20MA 8SOIC |
| LTC1046IS8#TRPBF | IC REG SWITCHD CAP DIV INV 8SOIC |
| LTC1142LCG-ADJ#TRPBF | IC REG CTRLR BUCK PWM CM 28-SSOP |
| LTC1143LCS#PBF | IC REG CTRLR BUCK PWM CM 16-SOIC |
相关代理商/技术参数 |
参数描述 |
|---|---|
| LT8584IFE#PBF | 制造商:Linear Technology 功能描述:IC BATT CELL BALANCE 16TSSOP 制造商:Linear Technology 功能描述:BATTERY BALANCER, 2.5V-5.3V, TSSOP-16, Supply Voltage Min:2.5V, Supply Voltage M |
| LT8610 | 制造商:LINER 制造商全称:Linear Technology 功能描述:42V, 2.5A Synchronous Step-Down Regulator |
| LT8610ABEMSE#PBF | 制造商:Linear Technology 功能描述:SWITCHING REG, BUCK, ADJ, 2.2MHZ, MSOP16, Primary Input Voltage:42V, No. of Outp |
| LT8610AEMSE#PBF | 制造商:Linear Technology 功能描述:IC REG BUCK SYNC ADJ 2.5A 16MSOP 制造商:Linear Technology 功能描述:SWITCHING REG, BUCK, ADJ, 2.2MHZ, MSOP16, Primary Input Voltage:42V, No. of Outp |
| LT8610AHMSE#PBF | 制造商:Linear Technology 功能描述:IC REG BUCK SYNC ADJ 2.5A 16MSOP 制造商:Linear Technology 功能描述:SWITCHING REG, BUCK, ADJ, 2.2MHZ, MSOP16 制造商:Linear Technology 功能描述:SWITCHING REG, BUCK, ADJ, 2.2MHZ, MSOP16, Primary Input Voltage:42V, No. of Outp |
发布紧急采购，3分钟左右您将得到回复。