- 您现在的位置：买卖IC网 > PDF目录1832 > LTC3826IUH#TRPBF (Linear Technology)IC REG CTRLR BUCK PWM CM 32-QFN PDF资料下载
参数资料
| 型号： | LTC3826IUH#TRPBF |
| 厂商： | Linear Technology |
| 文件页数： | 13/36页 |
| 文件大小： | 0K |
| 描述： | IC REG CTRLR BUCK PWM CM 32-QFN |
| 标准包装： | 2,500 |
| 系列： | PolyPhase® |
| PWM 型： | 电流模式 |
| 输出数： | 2 |
| 频率 - 最大： | 585kHz |
| 占空比： | 99.4% |
| 电源电压： | 4 V ~ 36 V |
| 降压： | 是 |
| 升压： | 无 |
| 回扫： | 无 |
| 反相： | 无 |
| 倍增器： | 无 |
| 除法器： | 无 |
| Cuk： | 无 |
| 隔离： | 无 |
| 工作温度： | -40°C ~ 85°C |
| 封装/外壳： | 32-WFQFN 裸露焊盘 |
| 包装： | 带卷 (TR) |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页当前第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页
LTC3826
OPERATION
(Refer to Functional Diagram)
losses, but requires larger inductance and/or capacitance
to maintain low output ripple voltage.
The switching frequency of the LTC3826’s controllers can
be selected using the PLLLPF pin.
Table 1. The phases are calculated relative to the zero
degrees phase being de?ned as the rising edge of the top
gate driver output of controller 1 (TG1).
Table 1
If the PLLIN/MODE pin is not being driven by an external
clock source, the PLLLPF pin can be ?oated, tied to INTV CC ,
or tied to SGND to select 390kHz, 530kHz, or 250kHz,
respectively.
V PHASMD
GND
Floating
INTV CC
CONTROLLER 2 PHASE
180°
180°
240°
CLKOUT PHASE
60°
90°
120°
A phase-locked loop (PLL) is available on the LTC3826
to synchronize the internal oscillator to an external clock
source that is connected to the PLLIN/MODE pin. In this
case, a series R-C should be connected between the
PLLLPF pin and SGND to serve as the PLL’s loop ?lter.
The LTC3826 phase detector adjusts the voltage on the
PLLLPF pin to align the turn-on of controller 1’s external
top MOSFET to the rising edge of the synchronizing signal.
Thus, the turn-on of controller 2’s external top MOSFET is
180 degrees out of phase to the rising edge of the external
clock source.
The typical capture range of the LTC3826’s phase-locked
loop is from approximately 115kHz to 800kHz, with a
guarantee over all manufacturing variations to be between
140kHz and 650kHz. In other words, the LTC3826’s PLL
is guaranteed to lock to an external clock source whose
frequency is between 140kHz and 650kHz.
The typical input clock thresholds on the PLLIN/MODE
pin are 1.6V (rising) and 1.2V (falling).
PolyPhase Applications (CLKOUT and PHASMD Pins)
The LTC3826 features two pins (CLKOUT and PHASMD)
that allow other controller ICs to be daisy-chained with
the LTC3826 in PolyPhase ? applications. The clock output
signal on the CLKOUT pin can be used to synchronize
additional power stages in a multiphase power supply
solution feeding a single, high current output or multiple
separate outputs. The PHASMD pin is used to adjust the
phase of the CLKOUT signal as well as the relative phases
Output Overvoltage Protection
An overvoltage comparator guards against transient over-
shoots as well as other more serious conditions that may
overvoltage the output. When the V FB pin rises by more
than 10% above its regulation point of 0.800V, the top
MOSFET is turned off and the bottom MOSFET is turned
on until the overvoltage condition is cleared.
Power Good (PGOOD1 and PGOOD2) Pins
Each PGOOD pin is connected to an open drain of an
internal N-channel MOSFET. The MOSFET turns on and
pulls the PGOOD pin low when the corresponding V FB pin
voltage is not within ±10% of the 0.8V reference voltage.
The PGOOD pin is also pulled low when the corresponding
RUN pin is low (shut down). When the V FB pin voltage
is within the ±10% requirement, the MOSFET is turned
off and the pin is allowed to be pulled up by an external
resistor to a source of up to 8.5V.
Foldback Current (FOLDDIS Pin)
When the output voltage falls to less than 70% of its
nominal level, foldback current limiting is activated, pro-
gressively lowering the peak current limit in proportion to
the severity of the overcurrent or short-circuit condition.
Foldback current limiting is disabled during the soft-start
interval (as long as the V FB voltage is keeping up with the
TRACK/SS voltage) or when the FOLDDIS pin is pulled
high to INTV CC .
between the two internal controllers, as summarized in
PolyPhase is a registered trademark of Linear Technology Corporation.
3826fc
13
相关PDF资料 |
PDF描述 |
|---|---|
| LTC3827IG-1#TRPBF | IC REG CTRLR BUCK PWM CM 28-SSOP |
| LTC3828EUH#TRPBF | IC REG CTRLR BUCK PWM CM 32-QFN |
| LTC3829EFE#PBF | IC REG CTRLR BUCK PWM CM 38TSSOP |
| LTC3830ES8#PBF | IC REG CTRLR BUCK PWM VM 8-SOIC |
| LTC3831EGN | IC SW REG CONTROLLR SYNC 16-SSOP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| LTC3827EG-1 | 制造商:Linear Technology 功能描述:DC DC Cntrlr Dual-OUT Sync Step Down 4V to 36V Input 28-Pin SSOP |
| LTC3827EG-1#PBF | 功能描述:IC REG CTRLR BUCK PWM CM 28-SSOP RoHS:是 类别:集成电路 (IC) >> PMIC - 稳压器 - DC DC 切换控制器 系列:PolyPhase® 标准包装:2,000 系列:- PWM 型:电流模式 输出数:1 频率 - 最大:1MHz 占空比:50% 电源电压:9 V ~ 10 V 降压:无 升压:是 回扫:是 反相:无 倍增器:无 除法器:无 Cuk:无 隔离:无 工作温度:-40°C ~ 85°C 封装/外壳:8-TSSOP（0.173"，4.40mm 宽） 包装:带卷 (TR) |
| LTC3827EG-1#TRPBF | 功能描述:IC REG CTRLR BUCK PWM CM 28-SSOP RoHS:是 类别:集成电路 (IC) >> PMIC - 稳压器 - DC DC 切换控制器 系列:PolyPhase® 标准包装:4,500 系列:PowerWise® PWM 型:控制器 输出数:1 频率 - 最大:1MHz 占空比:95% 电源电压:2.8 V ~ 5.5 V 降压:是 升压:无 回扫:无 反相:无 倍增器:无 除法器:无 Cuk:无 隔离:无 工作温度:-40°C ~ 125°C 封装/外壳:6-WDFN 裸露焊盘 包装:带卷 (TR) 配用:LM1771EVAL-ND - BOARD EVALUATION LM1771 其它名称:LM1771SSDX |
| LTC3827EUH#PBF | 功能描述:IC REG CTRLR BUCK PWM CM 32-QFN RoHS:是 类别:集成电路 (IC) >> PMIC - 稳压器 - DC DC 切换控制器 系列:PolyPhase® 标准包装:2,000 系列:- PWM 型:电流模式 输出数:1 频率 - 最大:1MHz 占空比:50% 电源电压:9 V ~ 10 V 降压:无 升压:是 回扫:是 反相:无 倍增器:无 除法器:无 Cuk:无 隔离:无 工作温度:-40°C ~ 85°C 封装/外壳:8-TSSOP（0.173"，4.40mm 宽） 包装:带卷 (TR) |
| LTC3827EUH#TRPBF | 功能描述:IC REG CTRLR BUCK PWM CM 32-QFN RoHS:是 类别:集成电路 (IC) >> PMIC - 稳压器 - DC DC 切换控制器 系列:PolyPhase® 标准包装:4,500 系列:PowerWise® PWM 型:控制器 输出数:1 频率 - 最大:1MHz 占空比:95% 电源电压:2.8 V ~ 5.5 V 降压:是 升压:无 回扫:无 反相:无 倍增器:无 除法器:无 Cuk:无 隔离:无 工作温度:-40°C ~ 125°C 封装/外壳:6-WDFN 裸露焊盘 包装:带卷 (TR) 配用:LM1771EVAL-ND - BOARD EVALUATION LM1771 其它名称:LM1771SSDX |
发布紧急采购，3分钟左右您将得到回复。