- 您现在的位置：买卖IC网 > PDF目录179918 > LTC4253AIGN#PBF (LINEAR TECHNOLOGY CORP) -48V Hot Swap Controller with Sequencer; Package: SSOP; No of Pins: 16; Temperature Range: -40°C to +85°C PDF资料下载
参数资料
| 型号： | LTC4253AIGN#PBF |
| 厂商： | LINEAR TECHNOLOGY CORP |
| 元件分类： | 电源管理 |
| 英文描述： | -48V Hot Swap Controller with Sequencer; Package: SSOP; No of Pins: 16; Temperature Range: -40°C to +85°C |
| 中文描述： | 1-CHANNEL POWER SUPPLY SUPPORT CKT, PDSO16 |
| 封装： | 0.150 INCH, LEAD FREE, PLASTIC, SSOP-16 |
| 文件页数： | 10/34页 |
| 文件大小： | 369K |
| 代理商： | LTC4253AIGN#PBF |
第1页第2页第3页第4页第5页第6页第7页第8页第9页当前第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页
LTC4253/LTC4253A
18
425353afd
applicaTions inForMaTion
POWER GOOD SEQUENCING
After the initial TIMER cycle, GATE ramps up to turn on
the external MOSFET which in turn pulls DRAIN low.
When GATE is within 2.8V of VIN and DRAIN is lower than
VDRNL,thepowergoodsequencestartswithPWRGD1pull-
ingactivelow.Thisstartsoffa5Apull-upontheSQTIMER
pin which ramps up until it reaches the 4V threshold then
pulls low. When the SQTIMER pin floats, this delay tSQT is
about 300s. Connecting an external capacitor CSQ from
SQTIMER to VEE modifies the delay to:
tSQT =
4V CSQ
5
A
(5)
PWRGD2 asserts when EN2 goes high and PWRGD1 has
asserted for more than one tSQT. When PWRGD2 suc-
cessfully pulls low, SQTIMER ramps up on another delay
cycle. PWRGD3 asserts when EN2 and EN3 go high and
PWRGD2 has asserted for more than one tSQT.
All three PWRGD signals are reset in UVLO, in UV condi-
tion, if RESET is high or when CT charges up to 4V. In
addition, PWRGD2 is reset by EN2 going low. PWRGD3 is
reset by EN2 or EN3 going low. An overvoltage condition
has no effect on the PWRGD flags. A 50A current pulls
each PWRGD pin high when reset. As power modules
signal common are different from PWRGD, optoisolation
is recommended. These three pins can sink an optodiode
current. Figure 17 shows an NPN configuration for the
PWRGD interface. A limiting base resistor should be used
for each NPN and the module enable input should have
protection from negative bias current.
SOFT-START
Soft-start is effective in limiting the inrush current during
GATE start-up. Unduly long soft-start intervals can exceed
the MOSFET’s SOA duration if powering-up into an active
load. When the SS pin floats, an internal current source
ramps SS from 0V to 2.2V in about 300s (0V to 1.4V in
about 200s for the LTC4253A). Connecting an external
capacitor, CSS, from SS to ground modifies the ramp to
approximate an RC response of:
VSS(t)≈ VSS 1 e
– t
R
SSCSS
(6)
An internal resistor divider (95k/5k for the LTC4253 and
47.5k/2.5k for the LTC4253A) scales VSS(t) down by 20
times to give the analog current limit threshold:
VACL(t)=
VSS(t)
20
– VOS
(7)
This allows the inrush current to be limited to VACL(t)/RS.
The offset voltage, VOS(10mV),ensuresCSSissufficiently
discharged and the ACL amplifier is in current limit mode
before GATE start-up. SS is discharged low during UVLO
at VIN , UV, OV, during the initial timing cycle, a latched
circuit breaker fault or the RESET pin going high.
GATE
GATE is pulled low to VEE under any of the following condi-
tions: in UVLO, when RESET pulls high, in an undervoltage
condition, in an overvoltage condition, during the initial
timing cycle or a latched circuit breaker fault. When GATE
turns on, a 50A current source charges the MOSFET gate
and any associated external capacitance. VIN limits the
gate drive to no more than 14.5V.
Gate-drain capacitance (CGD) feedthrough at the first
abrupt application of power can cause a gate-source
voltage sufficient to turn on the MOSFET. A unique circuit
pulls GATE low with practically no usable voltage at VIN
and eliminates current spikes at insertion. A large external
gate-source capacitor is thus unnecessary for the purpose
of compensating CGD. Instead, a smaller value (≥10nF)
capacitor CC is adequate. CC also provides compensation
for the analog current limit loop.
GATEhastwocomparators:theGATElowcomparatorlooks
for <0.5V threshold prior to initial timing; the GATE high
comparator looks for <2.8V relative to VIN and, together
with DRAIN low comparator, sets PWRGD1 output during
GATE start-up.
相关PDF资料 |
PDF描述 |
|---|---|
| LTC4253AIGN#TRPBF | -48V Hot Swap Controller with Sequencer; Package: SSOP; No of Pins: 16; Temperature Range: -40°C to +85°C |
| LTC4253CGN#PBF | -48V Hot Swap Controller with Sequencer; Package: SSOP; No of Pins: 16; Temperature Range: 0°C to +70°C |
| LTC4253CGN#TRPBF | -48V Hot Swap Controller with Sequencer; Package: SSOP; No of Pins: 16; Temperature Range: 0°C to +70°C |
| LTC4253IGN#PBF | -48V Hot Swap Controller with Sequencer; Package: SSOP; No of Pins: 16; Temperature Range: -40°C to +85°C |
| LTC4253IGN#TRPBF | -48V Hot Swap Controller with Sequencer; Package: SSOP; No of Pins: 16; Temperature Range: -40°C to +85°C |
相关代理商/技术参数 |
参数描述 |
|---|---|
| LTC4253BCGN#PBF | 功能描述:IC HOT SWAP CONTROLLER 16SSOP RoHS:是 类别:集成电路 (IC) >> PMIC - 热交换 系列:- 标准包装:50 系列:- 类型:热交换控制器 应用:-48V 远程电力系统，AdvancedTCA ? 系统，高可用性 内部开关:无 电流限制:可调 电源电压:11.5 V ~ 14.5 V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:10-TFSOP，10-MSOP（0.118"，3.00mm 宽） 供应商设备封装:10-MSOP 包装:管件 |
| LTC4253BCGN#PBF | 制造商:Linear Technology 功能描述:HOT SWAP CONTROLLER -48V SSOP-16 |
| LTC4253BCGN#TRPBF | 功能描述:IC HOT SWAP CONTROLLER 16SSOP RoHS:是 类别:集成电路 (IC) >> PMIC - 热交换 系列:- 产品培训模块:Obsolescence Mitigation Program 标准包装:100 系列:- 类型:热插拔开关 应用:通用 内部开关:是 电流限制:可调 电源电压:9 V ~ 13.2 V 工作温度:-40°C ~ 150°C 安装类型:表面贴装 封装/外壳:10-WFDFN 裸露焊盘 供应商设备封装:10-TDFN-EP（3x3） 包装:管件 |
| LTC4253BIGN#PBF | 功能描述:IC HOT SWAP CONTROLLER 16SSOP RoHS:是 类别:集成电路 (IC) >> PMIC - 热交换 系列:- 标准包装:50 系列:- 类型:热交换控制器 应用:-48V 远程电力系统，AdvancedTCA ? 系统，高可用性 内部开关:无 电流限制:可调 电源电压:11.5 V ~ 14.5 V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:10-TFSOP，10-MSOP（0.118"，3.00mm 宽） 供应商设备封装:10-MSOP 包装:管件 |
| LTC4253BIGN#PBF | 制造商:Linear Technology 功能描述:HOT SWAP CONTROLLER -48V SSOP-16 |
发布紧急采购，3分钟左右您将得到回复。