- 您现在的位置：买卖IC网 > PDF目录179918 > LTC4253AIGN#PBF (LINEAR TECHNOLOGY CORP) -48V Hot Swap Controller with Sequencer; Package: SSOP; No of Pins: 16; Temperature Range: -40°C to +85°C PDF资料下载
参数资料
| 型号： | LTC4253AIGN#PBF |
| 厂商： | LINEAR TECHNOLOGY CORP |
| 元件分类： | 电源管理 |
| 英文描述： | -48V Hot Swap Controller with Sequencer; Package: SSOP; No of Pins: 16; Temperature Range: -40°C to +85°C |
| 中文描述： | 1-CHANNEL POWER SUPPLY SUPPORT CKT, PDSO16 |
| 封装： | 0.150 INCH, LEAD FREE, PLASTIC, SSOP-16 |
| 文件页数： | 15/34页 |
| 文件大小： | 369K |
| 代理商： | LTC4253AIGN#PBF |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页当前第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页
LTC4253/LTC4253A
22
425353afd
applicaTions inForMaTion
SENSE RESISTOR CONSIDERATIONS
For proper circuit breaker operation, Kelvin-sense PCB
connections between the sense resistor and the LTC4253/
LTC4253A’s VEE and SENSE pins are strongly recom-
mended.ThedrawinginFigure7illustratesthecorrectway
of making connections between the LTC4253/LTC4253A
and the sense resistor. PCB layout should be balanced
and symmetrical to minimize wiring errors. In addition,
the PCB layout for the sense resistor should include good
thermalmanagementtechniquesforoptimalsenseresistor
power dissipation.
Figure 7. Making PCB Connections to the Sense Resistor
TIMING WAVEFORMS
System Power-Up
Figure 8 details the timing waveforms for a typical power-
up sequence in the case where a board is already installed
in the backplane and system power is applied abruptly. At
time point 1, the supply ramps up, together with UV/OV,
VOUT and DRAIN. VIN and the PWRGD signals follow at
a slower rate as set by the VIN bypass capacitor. At time
point 2, VIN exceeds VLKO and the internal logic checks for
UV > VUVHI (VUV for the LTC4253A), OV < VOVLO (VOV –
VOVHST for the LTC4253A), RESET < 0.8V, GATE < VGATEL,
SENSE < VCB, SS < 20 VOS, and TIMER < VTMRL. When
all conditions are met, initial timing starts and the TIMER
capacitor is charged by a 5A current source pull-up. At
time point 3, TIMER reaches the VTMRH threshold and
the initial timing cycle terminates. The TIMER capacitor
is quickly discharged. At time point 4, the VTMRL thresh-
old is reached and the conditions of GATE < VGATEL,
SENSE<VCB and SS < 20 VOS must be satisfied before
the GATE start-up cycle begins. SS ramps up as dictated
by RSS CSS (as in Equation 6); GATE is held low by the
analog current limit (ACL) amplifier until SS crosses 20
VOS. Upon releasing GATE, 50A sources into the external
MOSFET gate and compensation network. When the GATE
voltage reaches the MOSFET’s threshold, current flows
into the load capacitor at time point 5. At time point 6,
load current reaches SS control level and the analog cur-
rent limit loop activates. Between time points 6 and 8, the
GATE voltage is servoed, the SENSE voltage is regulated
at VACL(t) (Equation 7) and soft-start limits the slew rate
of the load current. If the SENSE voltage (VSENSE – VEE)
reaches the VCB threshold at time point 7, circuit breaker
TIMER activates. The TIMER capacitor, CT, is charged by
a (200A+8IDRN) current pull-up. As the load capaci-
tor nears full charge, load current begins to decline. At
time point 8, the load current falls and the SENSE voltage
drops below VACL(t). The analog current limit loop shuts
off and the GATE pin ramps further. At time point 9, the
SENSE voltage drops below VCB, the fault TIMER ends,
followed by a 5A discharge cycle (cool-off). The duration
between time points 7 and 9 must be shorter than one
circuit breaker delay to avoid fault time-out during GATE
ramp-up. When GATE ramps past the VGATEH threshold
at time pointA, PWRGD1 pulls low. At time point B, GATE
reachesitsmaximumvoltageasdeterminedbyVIN.Attime
point A, SQTIMER starts its ramp-up to 4V. Having satis-
fied the requirement that PWRGD1 is low for more than
one tSQT, PWRGD2 pulls low after EN2 pulls high above
the VIH threshold at time point C. This sets off the second
SQTIMER ramp-up. Having satisfied the requirement that
PWRGD2 is low for more than one tSQT, PWRGD3 pulls
low after EN3 pulls high at time point D.
W
CURRENT FLOW
FROM LOAD
CURRENT FLOW
TO –48V BACKPLANE
SENSE RESISTOR
TRACK WIDTH W:
0.03" PER AMP
ON 1 OZ COPPER
TO
SENSE
TO
VEE
4253 F07
相关PDF资料 |
PDF描述 |
|---|---|
| LTC4253AIGN#TRPBF | -48V Hot Swap Controller with Sequencer; Package: SSOP; No of Pins: 16; Temperature Range: -40°C to +85°C |
| LTC4253CGN#PBF | -48V Hot Swap Controller with Sequencer; Package: SSOP; No of Pins: 16; Temperature Range: 0°C to +70°C |
| LTC4253CGN#TRPBF | -48V Hot Swap Controller with Sequencer; Package: SSOP; No of Pins: 16; Temperature Range: 0°C to +70°C |
| LTC4253IGN#PBF | -48V Hot Swap Controller with Sequencer; Package: SSOP; No of Pins: 16; Temperature Range: -40°C to +85°C |
| LTC4253IGN#TRPBF | -48V Hot Swap Controller with Sequencer; Package: SSOP; No of Pins: 16; Temperature Range: -40°C to +85°C |
相关代理商/技术参数 |
参数描述 |
|---|---|
| LTC4253BCGN#PBF | 功能描述:IC HOT SWAP CONTROLLER 16SSOP RoHS:是 类别:集成电路 (IC) >> PMIC - 热交换 系列:- 标准包装:50 系列:- 类型:热交换控制器 应用:-48V 远程电力系统，AdvancedTCA ? 系统，高可用性 内部开关:无 电流限制:可调 电源电压:11.5 V ~ 14.5 V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:10-TFSOP，10-MSOP（0.118"，3.00mm 宽） 供应商设备封装:10-MSOP 包装:管件 |
| LTC4253BCGN#PBF | 制造商:Linear Technology 功能描述:HOT SWAP CONTROLLER -48V SSOP-16 |
| LTC4253BCGN#TRPBF | 功能描述:IC HOT SWAP CONTROLLER 16SSOP RoHS:是 类别:集成电路 (IC) >> PMIC - 热交换 系列:- 产品培训模块:Obsolescence Mitigation Program 标准包装:100 系列:- 类型:热插拔开关 应用:通用 内部开关:是 电流限制:可调 电源电压:9 V ~ 13.2 V 工作温度:-40°C ~ 150°C 安装类型:表面贴装 封装/外壳:10-WFDFN 裸露焊盘 供应商设备封装:10-TDFN-EP（3x3） 包装:管件 |
| LTC4253BIGN#PBF | 功能描述:IC HOT SWAP CONTROLLER 16SSOP RoHS:是 类别:集成电路 (IC) >> PMIC - 热交换 系列:- 标准包装:50 系列:- 类型:热交换控制器 应用:-48V 远程电力系统，AdvancedTCA ? 系统，高可用性 内部开关:无 电流限制:可调 电源电压:11.5 V ~ 14.5 V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:10-TFSOP，10-MSOP（0.118"，3.00mm 宽） 供应商设备封装:10-MSOP 包装:管件 |
| LTC4253BIGN#PBF | 制造商:Linear Technology 功能描述:HOT SWAP CONTROLLER -48V SSOP-16 |
发布紧急采购，3分钟左右您将得到回复。