- 您现在的位置：买卖IC网 > PDF目录1935 > LTC4259ACGW#TR (Linear Technology)IC CTRLR POE QUAD AC DISC 36SSOP PDF资料下载
参数资料
| 型号： | LTC4259ACGW#TR |
| 厂商： | Linear Technology |
| 文件页数： | 3/32页 |
| 文件大小： | 0K |
| 描述： | IC CTRLR POE QUAD AC DISC 36SSOP |
| 标准包装： | 1,000 |
| 控制器类型： | 以太网供电控制器（POE） |
| 接口： | I²C |
| 电源电压： | 3 V ~ 4 V |
| 电流 - 电源： | 2.5mA |
| 工作温度： | 0°C ~ 70°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 36-BSOP（0.295"，7.50mm 宽） |
| 供应商设备封装： | 36-SSOP |
| 包装： | 带卷 (TR) |
第1页第2页当前第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页
LTC4259A
11
4259afb
Interrupt Registers
Interrupt (Address 00h): Interrupt Register, Read Only. A
transition to logical 1 of any bit in this register will assert
the INT pin (Pin 3) if the corresponding bit in the Int Mask
register is set. Each bit is the logical OR of the correspond-
ing bits in the Event registers. The Interrupt register is Read
Only and its bits cannot be cleared directly. To clear a bit
in the Interrupt register, clear the corresponding bits in the
appropriate Status or Event registers or set bit 7 in the Reset
Pushbutton register (1Ah).
Int Mask (Address 01h): Interrupt Mask, Read/Write. A logic
1 in any bit of the Int Mask register allows the correspond-
ing Interrupt register bit to assert the INT pin if it is set. A
logic 0 in any bit of the Int Mask register prevents the cor-
responding Interrupt bit from affecting the INT pin. The
actual Interrupt register bits are unaffected by the state of
the Int Mask register.
Event Registers
Power Event (Address 02h): Power Event Register, Read
Only. The lower four bits in this register indicate that the
corresponding port Power Enable status bit has changed;
the logical OR of these four bits appears in the Interrupt
register as the Pwr Enable Event bit. The upper four bits
indicate that the corresponding port Power Good status bit
has changed; the logical OR of these four bits appears in
the Interrupt register as the Pwr Good Event bit. The Power
Event bits latch high and will remain high until cleared by
reading from address 03h.
Power Event CoR (Address 03h): Power Event Register,
Clear on Read. Read this address to clear the Power Event
register. Address 03h returns the same data as address 02h
and reading address 03h clears all bits at both addresses.
Detect Event (Address 04h): Detect Event Register, Read
Only. The lower four bits in this register indicate that at least
one detection cycle for the corresponding port has com-
pleted; the logical OR of these four bits appears in the In-
terrupt register as the Detect Complete bit. The upper four
bits indicate that at least one classification cycle for the
corresponding port has completed; the logical OR of these
four bits appears in the Interrupt register as the Class Com-
plete bit. In Manual mode, this register indicates that the
requested detection/classification cycle has completed and
REGISTER FU CTIO S
U
the LTC4259A is awaiting further instructions. In Semiauto
or Auto modes, these bits indicate that the Detect Status
and Class Status bits in the Port Status registers are valid.
The Detect Event bits latch high and will remain high until
cleared by reading from address 05h.
Detect Event CoR (Address 05h): Detect Event Register,
Clear on Read. Read this address to clear the Detect Event
register. Address 05h returns the same data as address 04h,
and reading address 05h clears all bits at both addresses.
Fault Event (Address 06h): Fault Event Register, Read Only.
The lower four bits in this register indicate that a
tICUT fault has occurred at the corresponding port; the logi-
cal OR of these four bits appears in the Interrupt register
as the tICUT Fault bit. The upper four bits indicate that a Dis-
connect event has occurred at the corresponding port; the
logical OR of these four bits appears in the Interrupt reg-
ister as the Disconnect bit. The Fault Event bits latch high
and will remain high until cleared by reading from address
07h.
Fault Event CoR (Address 07h): Fault Event Register, Clear
on Read. Read this address to clear the Fault Event regis-
ter. Address 07h returns the same data as address 06h and
reading address 07h clears all bits at both addresses.
tSTART Event (Address 08h): tSTART Event Register, Read
Only. The lower four bits in this register indicate that a tSTART
fault has occurred at the corresponding port; the logical OR
of these four bits appears in the Interrupt register as the
tSTART Fault bit. The tSTART Event bits latch high and will
remain high until cleared by reading from address 09h. The
upper four bits in this register are reserved and will always
read as 0.
tSTART Event CoR (Address 09h): tSTART Event Register,
Clear on Read. Read this address to clear the Fault Event
register. Address 09h returns the same data as address 08h
and reading address 09h clears all bits at both addresses.
Supply Event (Address 0Ah): Supply Event Register, Read
Only. Bit 1, Osc Fail, sets when the signal at Pin 36, OSCIN,
is absent or does not have the required amplitude and AC
disconnect cannot operate properly. The Osc Fail bit latches
high and will remain high until cleared by reading at 0Bh.
The Osc Fail bit is set after power on or reset unless the VEE
supply is not present. Power is removed on ports with AC
相关PDF资料 |
PDF描述 |
|---|---|
| LTC4264IDE#TRPBF | IC CNTRLR PD INTERFACE 12-DFN |
| LTC4266IGW#PBF | IC CTRLR IEEE 802.3AT 36-SSOP |
| LTC4267IDHC#TRPBF | IC POE 802.3AF INTERFACE 16-DFN |
| LTC4278IDKD#TRPBF | IC PD IEEE 802.3AT 25.5W 32-DFN |
| LTC4305IDHD#TRPBF | IC BUFFER BUS 2WR ADDRESS 16-DFN |
相关代理商/技术参数 |
参数描述 |
|---|---|
| LTC4259AIGW-1 | 制造商:LINER 制造商全称:Linear Technology 功能描述:Quad IEEE 802.3af Power over Ethernet Controller with AC Disconnect |
| LTC4259AIGW-1#PBF | 功能描述:IC CTRLR POE QUAD AC DISC 36SSOP RoHS:是 类别:集成电路 (IC) >> 接口 - 控制器 系列:- 标准包装:2,450 系列:- 控制器类型:SPI 总线至 I²C 总线桥接 接口:I²C，串行，SPI 电源电压:2.4 V ~ 3.6 V 电流 - 电源:11mA 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:24-VFQFN 裸露焊盘 供应商设备封装:24-HVQFN（4x4） 包装:托盘 配用:568-3511-ND - DEMO BOARD SPI TO I2C 其它名称:935286452157SC18IS600IBSSC18IS600IBS-ND |
| LTC4259AIGW-1#TRPBF | 功能描述:IC CTRLR POE QUAD AC DISC 36SSOP RoHS:是 类别:集成电路 (IC) >> 接口 - 控制器 系列:- 标准包装:2,450 系列:- 控制器类型:SPI 总线至 I²C 总线桥接 接口:I²C，串行，SPI 电源电压:2.4 V ~ 3.6 V 电流 - 电源:11mA 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:24-VFQFN 裸露焊盘 供应商设备封装:24-HVQFN（4x4） 包装:托盘 配用:568-3511-ND - DEMO BOARD SPI TO I2C 其它名称:935286452157SC18IS600IBSSC18IS600IBS-ND |
| LTC4259CGW-ES | 制造商:LINEAR_TECH 功能描述: |
| LTC4260 | 制造商:LINER 制造商全称:Linear Technology 功能描述:UV, OV and Reverse Supply Protection Controller Low Operating Current: 125μA |
发布紧急采购，3分钟左右您将得到回复。