参数资料
型号: LTC6946IUFD-2#PBF
厂商: Linear Technology
文件页数: 19/30页
文件大小: 0K
描述: IC INTEGER-N PLL W/VCO 28-QFN
软件下载: PLLWizard™
PLLWizard™, with .NET 2.0 installer
标准包装: 73
类型: 时钟/频率合成器(RF/IF),分数-N,整数-N,
PLL:
输入: 时钟
输出: 时钟
电路数: 1
比率 - 输入:输出: 1:1
差分 - 输入:输出: 是/是
频率 - 最大: 4.91GHz
除法器/乘法器: 是/是
电源电压: 3.15 V ~ 5.25 V
工作温度: -40°C ~ 105°C
安装类型: 表面贴装
封装/外壳: 28-WFQFN 裸露焊盘
供应商设备封装: 28-QFN(4x5)
包装: 管件
LTC6946
26
6946fa
Figure 18. Example SMT Balun Connection
Figure 19. Example TL Balun Connection
APPLICATIONS INFORMATION
SUPPLY BYPASSING AND PCB LAYOUT GUIDELINES
Care must be taken when creating a PCB layout to mini-
mize power supply decoupling and ground inductances.
All power supply V+ pins should be bypassed directly to
the ground plane using a 0.1μF ceramic capacitor as close
to the pin as possible. Multiple vias to the ground plane
should be used for all ground connections, including to
the power supply decoupling capacitors.
The package’s exposed pad is a ground connection, and
must be soldered directly to the PCB land. The PCB land
pattern should have multiple thermal vias to the ground
plane for both low ground inductance and also low thermal
resistance (see Figure 20 for an example). See QFN Pack-
age Users Guide, page 8, on Linear Technology website’s
Packaging Information page for specific recommendations
concerning land patterns and land via solder masks. A link
is provided below.
http://www.linear.com/designtools/packaging/index.jsp
Figure 20. Example Exposed Pad Land Pattern
REFERENCE SIGNAL ROUTING, SPURIOUS AND
PHASE NOISE
The charge pump operates at the PFD’s comparison
frequency fPFD. The resultant output spurious energy is
small and is further reduced by the loop filter before it
modulates the VCO frequency.
However, improper PCB layout can degrade the LTC6946’s
inherent spurious performance. Care must be taken to
prevent the reference signal fREF from coupling onto the
VCO’s tune line, or into other loop filter signals. Example
suggestions are the following.
1. Do not share power supply decoupling capacitors
between same voltage power supply pins.
2. Use separate ground vias for each power supply de-
coupling capacitor, especially those connected to VREF+,
VCP+, and VVCO+.
3. Physically separate the reference frequency signal from
the loop filter and VCO.
4. Do not place a trace between the CMA, CMB and CMC
pads underneath the package as worse phase noise
could result.
LTC6946
VRF
+
RF
RF+
TO 50Ω
LOAD
6946 F18
12
BALUN
2
3
1
5
4
6
11
BALUN PIN CONFIGURATION
1
2
3
4
5
6
UNBALANCED PORT
GND OR DC FEED
BALANCED PORT
GND
NC
LTC6946
VRF
+
RF
RF+
TO 50Ω
LOAD
PRI
SEC
6946 F19
12
11
6946 F20
相关PDF资料
PDF描述
VI-B44-IU-B1 CONVERTER MOD DC/DC 48V 200W
SY89429AJZ IC SYNTHESIZER FREQ PROGR 28PLCC
SY58038UMY TR IC MUX 8:1 PREC 1:2 LVPECL 44MLF
X9317WS8IZ-2.7 IC XDCP SGL 100TAP 10K 8-SOIC
AD9514BCPZ IC CLOCK DIST 3OUT PLL 32LFCSP
相关代理商/技术参数
参数描述
LTC6946IUFD-3#PBF 功能描述:IC INTEGER-N PLL W/VCO 28-QFN RoHS:是 类别:集成电路 (IC) >> 时钟/计时 - 时钟发生器,PLL,频率合成器 系列:- 标准包装:2,000 系列:- 类型:PLL 频率合成器 PLL:是 输入:晶体 输出:时钟 电路数:1 比率 - 输入:输出:1:1 差分 - 输入:输出:无/无 频率 - 最大:1GHz 除法器/乘法器:是/无 电源电压:4.5 V ~ 5.5 V 工作温度:-20°C ~ 85°C 安装类型:表面贴装 封装/外壳:16-LSSOP(0.175",4.40mm 宽) 供应商设备封装:16-SSOP 包装:带卷 (TR) 其它名称:NJW1504V-TE1-NDNJW1504V-TE1TR
LTC6946IUFD-3#TRPBF 功能描述:IC INTEGER-N PLL W/VCO 28QFN RoHS:是 类别:集成电路 (IC) >> 时钟/计时 - 时钟发生器,PLL,频率合成器 系列:- 标准包装:1,000 系列:Precision Edge® 类型:时钟/频率合成器 PLL:无 输入:CML,PECL 输出:CML 电路数:1 比率 - 输入:输出:2:1 差分 - 输入:输出:是/是 频率 - 最大:10.7GHz 除法器/乘法器:无/无 电源电压:2.375 V ~ 3.6 V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:16-VFQFN 裸露焊盘,16-MLF? 供应商设备封装:16-MLF?(3x3) 包装:带卷 (TR) 其它名称:SY58052UMGTRSY58052UMGTR-ND
LTC6946-x 制造商:LINER 制造商全称:Linear Technology 功能描述:16-Bit, 20Msps Low Noise Dual ADC
LTC694C 制造商:LINER 制造商全称:Linear Technology 功能描述:Microprocessor Supervisory Circuits
LTC694C-3.3 制造商:LINER 制造商全称:Linear Technology 功能描述:3.3V Microprocessor Supervisory Circuits