- 您现在的位置：买卖IC网 > PDF目录262797 > M28W320FSB (意法半导体) 32Mbit (2Mb x16) and 64Mbit (4Mb x16) 3V Supply, Boot Block, Secure Flash Memories PDF资料下载
参数资料
| 型号： | M28W320FSB |
| 厂商： | 意法半导体 |
| 英文描述： | 32Mbit (2Mb x16) and 64Mbit (4Mb x16) 3V Supply, Boot Block, Secure Flash Memories |
| 中文描述： | 32兆（含2Mb × 16）和64Mbit（4Mb的x16）的3V电源，启动块，安全闪存 |
| 文件页数： | 3/45页 |
| 文件大小： | 299K |
| 代理商： | M28W320FSB |
第1页第2页当前第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页
11/45
M28W320EBT, M28W320EBB
COMMAND INTERFACE
All Bus Write operations to the memory are inter-
preted by the Command Interface. Commands
consist of one or more sequential Bus Write oper-
ations. An internal Program/Erase Controller han-
dles all timings and verifies the correct execution
of the Program and Erase commands. The Pro-
gram/Erase Controller provides a Status Register
whose output may be read at any time, to monitor
the progress of an operation, or the Program/
Erase states. See Table 3, Command Codes, for
a summary of the commands and see Appendix D,
Table 29, Write State Machine Current/Next, for a
summary of the Command Interface.
The Command Interface is reset to Read mode
when power is first applied, when exiting from Re-
set or whenever VDD is lower than VLKO. Com-
mand sequences must be followed exactly. Any
invalid combination of commands will reset the de-
vice to Read mode. Refer to Table 4, Commands,
in conjunction with the text descriptions below.
Read Memory Array command
The Read command returns the memory to its
Read mode. One Bus Write cycle is required to is-
sue the Read Memory Array command and return
the memory to Read mode. Subsequent read op-
erations will read the addressed location and out-
put the data. When a device Reset occurs, the
memory defaults to Read mode.
Read Status Register Command
The Status Register indicates when a program or
erase operation is complete and the success or
failure of the operation itself. Issue a Read Status
Register command to read the Status Register’s
contents. Subsequent Bus Read operations read
the Status Register, at any address, until another
command is issued. See Table 8, Status Register
Bits, for details on the definitions of the bits.
The Read Status Register command may be is-
sued at any time, even during a Program/Erase
operation. Any Read attempt during a Program/
Erase operation will automatically output the con-
tent of the Status Register.
Read Electronic Signature Command
The Read Electronic Signature command reads
the Manufacturer and Device Codes.
The Read Electronic Signature command consists
of one write cycle, a subsequent read will output
the Manufacturer or the Device Code depending
on the levels of A0. The Manufacturer Code is out-
put when the address line A0 is at VIL, the Device
Code is output when A0 is at VIH. Addresses A1-
A7 must be kept to VIL, other addresses are ig-
nored. The codes are output on DQ0-DQ7 with
DQ8-DQ15 at 00h. (see Table 5)
Table 3. Command Codes
Read CFI Query Command
The Read Query Command is used to read data
from the Common Flash Interface (CFI) Memory
Area, allowing programming equipment or appli-
cations to automatically match their interface to
the characteristics of the device.
One Bus Write cycle is required to issue the Read
Query Command. Once the command is issued
subsequent Bus Read operations read from the
Common Flash Interface Memory Area. See Ap-
pendix B, Common Flash Interface, Tables 23, 24,
25, 26, 27 and 28 for details on the information
contained in the Common Flash Interface memory
area.
Block Erase Command
The Block Erase command can be used to erase
a block. It sets all the bits within the selected block
to ’1’. All previous data in the block is lost. If the
block is protected then the Erase operation will
abort, the data in the block will not be changed and
the Status Register will output the error.
Two Bus Write cycles are required to issue the
command.
s
The first bus cycle sets up the Erase command.
s
The second latches the block address in the
internal state machine and starts the Program/
Erase Controller.
If the second bus cycle is not Write Erase Confirm
(D0h), Status Register bits b4 and b5 are set and
the command aborts.
Hex Code
Command
10h
Program
20h
Erase
30h
Double Word Program
40h
Program
50h
Clear Status Register
55h
Reserved
56h
Quadruple Word Program
70h
Read Status Register
90h
Read Electronic Signature
98h
Read CFI Query
B0h
Program/Erase Suspend
D0h
Program/Erase Resume
FFh
Read Memory Array
相关PDF资料 |
PDF描述 |
|---|---|
| M27C512-60XB1E | 512 Kbit 64Kb x8 UV EPROM and OTP EPROM |
| M27C512-70XB1E | 512 Kbit 64Kb x8 UV EPROM and OTP EPROM |
| M27C512-80XB1E | 512 Kbit 64Kb x8 UV EPROM and OTP EPROM |
| M27C512-90XB1E | 512 Kbit 64Kb x8 UV EPROM and OTP EPROM |
| M27C512-10XB1E | 512 Kbit 64Kb x8 UV EPROM and OTP EPROM |
相关代理商/技术参数 |
参数描述 |
|---|---|
| M28W320FSB70ZA6E | 制造商:Micron Technology Inc 功能描述:PARALLEL NOR - Trays |
| M28W320FSB70ZA6F | 制造商:Micron Technology Inc 功能描述:PARALLEL NOR - Tape and Reel |
| M28W320FSB70ZB6E | 制造商:Micron Technology Inc 功能描述:PARALLEL NOR - Trays |
| M28W320FSB70ZB6F | 制造商:Micron Technology Inc 功能描述:PARALLEL NOR - Tape and Reel |
| M28W320FSB7KZA6E | 制造商:Micron Technology Inc 功能描述:PARALLEL NOR - Trays |
发布紧急采购，3分钟左右您将得到回复。