- 您现在的位置：买卖IC网 > PDF目录80545 > M30833FJGP 32-BIT, FLASH, 32 MHz, MICROCONTROLLER, PQFP100 PDF资料下载
参数资料
| 型号： | M30833FJGP |
| 元件分类： | 微控制器/微处理器 |
| 英文描述： | 32-BIT, FLASH, 32 MHz, MICROCONTROLLER, PQFP100 |
| 封装： | 14 X 14 MM, 0.50 MM PITCH, PLASTIC, LQFP-100 |
| 文件页数： | 65/96页 |
| 文件大小： | 1028K |
| 代理商： | M30833FJGP |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页当前第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页
Page 66
1
9
f
o
6
0
2
,
1
3
.
n
a
J
1
4
.
1
.
v
e
R
1
4
1
0
-
3
1
0
B
3
0
J
E
R
VCC=3.3V
)
T
3
8
/
C
2
3
M
,
3
8
/
C
2
3
M
(
p
u
o
r
G
3
8
/
C
2
3
M
Timing Requirements (VCC = 3.0 to 3.6V, VSS = 0V at Topr = –20 to 85oC unless otherwise specified)
Table 5.28 External Clock Input
Table 5.29 Memory Expansion Mode and Microprocessor Mode
l
o
b
m
y
Sr
e
t
e
m
a
r
a
P
d
r
a
d
n
a
t
S
t
i
n
U
n
i
Mx
a
M
c
te
m
i
T
e
l
c
y
C
t
u
p
n
I
k
c
o
l
C
l
a
n
r
e
t
x
E
0
5s
n
w
t
)
H
(
h
t
d
i
W
e
s
l
u
P
)
"
H
"
(
h
g
i
H
t
u
p
n
I
k
c
o
l
C
l
a
n
r
e
t
x
E
2
2s
n
w
t
)
L
(
h
t
d
i
W
e
s
l
u
P
)
"
L
"
(
w
o
L
t
u
p
n
I
k
c
o
l
C
l
a
n
r
e
t
x
E
2
2s
n
r
te
m
i
T
e
s
i
R
k
c
o
l
C
l
a
n
r
e
t
x
E
5s
n
f
te
m
i
T
ll
a
F
k
c
o
l
C
l
a
n
r
e
t
x
E
5s
n
tac1(RD – DB) =
f(BCLK) X 2
– 35
10
9
[ns]
tac2(RD – DB) =
f(BCLK) X 2
– 35
10 X m
9
[ns] (m=3 with 1 wait state, m=5 with 2 wait states
and m=7 with 3 wait states)
tac1(AD – DB) =
f(BCLK)
– 35
10
9
[ns]
tac2(AD – DB) =
– 35
10 X n
9
[ns] (n=2 with 1 wait state, n=3 with 2 wait states
and n=4 with 3 wait states)
tac3(RD – DB) =
f(BCLK) X 2
– 35
10 X m
9
[ns] (m=3 with 2 wait states and m=5 with 3 wait states)
tac3(AD – DB) =
f(BCLK) X 2
– 35
10 X n
9
[ns] (n=5 with 2 wait states and n=7 with 3 wait states)
tac4(RAS – DB) =
f(BCLK) X 2
– 35
10 X m
9
[ns] (m=3 with 1 wait state and m=5 with 2 wait states)
tac4(CAS – DB) =
– 35
10 X n
9
[ns] (n=1 with 1 wait state and n=3 when 2 wait states)
tac4(CAD – DB) =
f(BCLK)
– 35
10 X l
9
[ns] (l=1 with 1 wait state and l=2 with 2 wait states)
f(BCLK)
f(BCLK) X 2
l
o
b
m
y
Sr
e
t
e
m
a
r
a
P
d
r
a
d
n
a
t
S
t
i
n
U
n
i
Mx
a
M
1
c
a
t
)
B
D
-
D
R
(
)
e
t
a
t
s
t
i
a
w
o
n
h
t
i
w
,
d
r
a
d
n
a
t
s
D
R
(
e
m
i
T
s
e
c
A
t
u
p
n
I
a
t
a
D
)
1
e
t
o
N
(s
n
1
c
a
t
)
B
D
-
D
A
(
)
e
t
a
t
s
t
i
a
w
o
n
h
t
i
w
,
d
r
a
d
n
a
t
s
S
C
,
d
r
a
d
n
a
t
s
D
A
(
e
m
i
T
s
e
c
A
t
u
p
n
I
a
t
a
D
)
1
e
t
o
N
(s
n
2
c
a
t
)
B
D
-
D
R
(
)
e
t
a
t
s
t
i
a
w
a
h
t
i
w
,
d
r
a
d
n
a
t
s
D
R
(
e
m
i
T
s
e
c
A
t
u
p
n
I
a
t
a
D
)
1
e
t
o
N
(s
n
2
c
a
t
)
B
D
-
D
A
(
)
e
t
a
t
s
t
i
a
w
a
h
t
i
w
,
d
r
a
d
n
a
t
s
S
C
,
d
r
a
d
n
a
t
s
D
A
(
e
m
i
T
s
e
c
A
t
u
p
n
I
a
t
a
D
)
1
e
t
o
N
(s
n
3
c
a
t
)
B
D
-
D
R
(
)
s
u
b
d
e
x
e
l
p
it
l
u
m
e
h
t
h
ti
w
e
c
a
p
s
a
g
n
i
s
e
c
a
n
e
h
w
,
d
r
a
d
n
a
t
s
D
R
(
e
m
i
T
s
e
c
A
t
u
p
n
I
a
t
a
D
)
1
e
t
o
N
(s
n
3
c
a
t
)
B
D
-
D
A
(
e
m
i
T
s
e
c
A
t
u
p
n
I
a
t
a
D
)
s
u
b
d
e
x
e
l
p
it
l
u
m
e
h
t
h
ti
w
e
c
a
p
s
a
g
n
i
s
e
c
a
n
e
h
w
,
d
r
a
d
n
a
t
s
S
C
,
d
r
a
d
n
a
t
s
D
A
(
)
1
e
t
o
N
(s
n
4
c
a
t
)
B
D
-
S
A
R
(
)
e
c
a
p
s
M
A
R
D
a
g
n
i
s
e
c
a
n
e
h
w
,
d
r
a
d
n
a
t
s
S
A
R
(
e
m
i
T
s
e
c
A
t
u
p
n
I
a
t
a
D
)
1
e
t
o
N
(s
n
4
c
a
t
)
B
D
-
S
A
C
(
)
e
c
a
p
s
M
A
R
D
a
g
n
i
s
e
c
a
n
e
h
w
,
d
r
a
d
n
a
t
s
S
A
C
(
e
m
i
T
s
e
c
A
t
u
p
n
I
a
t
a
D
)
1
e
t
o
N
(s
n
4
c
a
t
)
B
D
-
D
A
C
(
)
e
c
a
p
s
M
A
R
D
a
g
n
i
s
e
c
a
n
e
h
w
,
d
r
a
d
n
a
t
s
D
A
C
(
e
m
i
T
s
e
c
A
t
u
p
n
I
a
t
a
D
)
1
e
t
o
N
(s
n
u
s
t
)
K
L
C
B
-
B
D
(
e
m
i
T
p
u
t
e
S
t
u
p
n
I
a
t
a
D
0
3s
n
u
s
t
)
K
L
C
B
-
Y
D
R
(
e
m
i
T
p
u
t
e
S
t
u
p
n
I
Y
D
R
0
4s
n
u
s
t
)
K
L
C
B
-
D
L
O
H
(
e
m
i
T
p
u
t
e
S
t
u
p
n
I
D
L
O
H
0
6s
n
h
t
)
B
D
-
D
R
(
e
m
i
T
d
l
o
H
t
u
p
n
I
a
t
a
D
0s
n
h
t
)
B
D
-
S
A
C
(
e
m
i
T
d
l
o
H
t
u
p
n
I
a
t
a
D
0s
n
h
t
)
Y
D
R
-
K
L
C
B
(
e
m
i
T
d
l
o
H
t
u
p
n
I
Y
D
R
0s
n
h
t
)
D
L
O
H
-
K
L
C
B
(
e
m
i
T
d
l
o
H
t
u
p
n
I
D
L
O
H
0s
n
d
t
)
A
D
L
H
-
K
L
C
B
(
e
m
i
T
y
a
l
e
D
t
u
p
t
u
O
A
D
L
H
5
2s
n
:
S
E
T
O
N
r
e
w
o
l
r
o
e
t
a
t
s
t
i
a
w
a
t
r
e
s
n
I
.
y
c
n
e
u
q
e
r
f
K
L
C
B
o
t
g
n
i
d
r
o
c
a
,
s
n
o
i
t
a
u
q
e
g
n
i
w
o
ll
o
f
e
h
t
m
o
r
f
d
e
n
i
a
t
b
o
e
b
n
a
c
s
e
u
l
a
V
.
1
(
f
,
y
c
n
e
u
q
e
r
f
n
o
i
t
a
r
e
p
o
K
L
C
B
.
e
v
i
t
a
g
e
n
s
i
e
u
l
a
v
d
e
t
a
l
u
c
l
a
c
e
h
t
f
i
,
)
相关PDF资料 |
PDF描述 |
|---|---|
| M30876MJ-XXXGP | 32-BIT, MROM, 32 MHz, MICROCONTROLLER, PQFP100 |
| M34552G8HFP | 4-BIT, OTPROM, 6 MHz, MICROCONTROLLER, PQFP48 |
| MB95F108ANWPFM | 8-BIT, FLASH, 16.25 MHz, MICROCONTROLLER, PQFP64 |
| MC68HC705P6AMDWE | 8-BIT, OTPROM, 2.1 MHz, MICROCONTROLLER, PDSO28 |
| M30302GAP-XXXFP | 16-BIT, OTPROM, 16 MHz, MICROCONTROLLER, PQFP100 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| M30833FJGP D3 | 制造商:Renesas Electronics Corporation 功能描述: |
| M30833FJGP D5 | 制造商:Renesas Electronics Corporation 功能描述: |
| M30833FJGP#D3 | 制造商:Renesas Electronics Corporation 功能描述:MCU 16-Bit R8C CISC 512KB Flash 5V 100-Pin LQFP 制造商:Renesas Electronics Corporation 功能描述:MCU 16BIT R8C CISC 512KB FLASH 5V 100LQFP - Trays |
| M30833FJGP#D5 | 制造商:Renesas Electronics Corporation 功能描述:MCU 16BIT R8C CISC 512KB FLASH 5V 100LQFP - Trays |
| M30833FJGP#U3 | 功能描述:IC M32C/83 MCU FLASH 100LQFP RoHS:是 类别:集成电路 (IC) >> 嵌入式 - 微控制器， 系列:M16C™ M32C/80/83 标准包装:1 系列:AVR® ATmega 核心处理器:AVR 芯体尺寸:8-位 速度:16MHz 连通性:I²C，SPI，UART/USART 外围设备:欠压检测/复位，POR，PWM，WDT 输入/输出数:32 程序存储器容量:32KB（16K x 16） 程序存储器类型:闪存 EEPROM 大小:1K x 8 RAM 容量:2K x 8 电压 - 电源 (Vcc/Vdd):2.7 V ~ 5.5 V 数据转换器:A/D 8x10b 振荡器型:内部 工作温度:-40°C ~ 125°C 封装/外壳:44-TQFP 包装:剪切带 (CT) 其它名称:ATMEGA324P-B15AZCT |
发布紧急采购，3分钟左右您将得到回复。