- 您现在的位置：买卖IC网 > PDF目录98005 > M34584EDFP 4-BIT, OTPROM, 6 MHz, MICROCONTROLLER, PDSO42 PDF资料下载
参数资料
| 型号： | M34584EDFP |
| 元件分类： | 微控制器/微处理器 |
| 英文描述： | 4-BIT, OTPROM, 6 MHz, MICROCONTROLLER, PDSO42 |
| 封装： | 0.450 INCH, 0.80 MM PITCH, PLASTIC, SSOP-42 |
| 文件页数： | 48/157页 |
| 文件大小： | 1130K |
| 代理商： | M34584EDFP |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页当前第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页第107页第108页第109页第110页第111页第112页第113页第114页第115页第116页第117页第118页第119页第120页第121页第122页第123页第124页第125页第126页第127页第128页第129页第130页第131页第132页第133页第134页第135页第136页第137页第138页第139页第140页第141页第142页第143页第144页第145页第146页第147页第148页第149页第150页第151页第152页第153页第154页第155页第156页第157页
Skip condition
Datailed description
Carry
flag
CY
Rev.3.00
2004.08.06
page 141 of 155
REJ03B0010-0300Z
4584 Group
PRELIMINARY
Notice: This is not a final specification.
Some parametric limits are subject to change.
–
V22 = 0: (ADF) = 1
–
(P) = 1
(WDF1) = 1
–
In the A/D conversion mode (Q13 = 0), transfers the high-order 4 bits (AD9–AD6) of register AD to register
B, and the middle-order 4 bits (AD5–AD2) of register AD to register A.
In the comparator mode (Q13 = 1), transfers the middle-order 4 bits (AD7–AD4) of register AD to register B,
and the low-order 4 bits (AD3–AD0) of register AD to register A.
(Q13: bit 3 of A/D control register Q1)
Transfers the low-order 2 bits (AD1, AD0) of register AD to the high-order 2 bits (AD3, AD2) of register A.
In the comparator mode (Q13 = 1), transfers the contents of register B to the high-order 4 bits (AD7–AD4) of
comparator register, and the contents of register A to the low-order 4 bits (AD3–AD0) of comparator register.
(Q13 = bit 3 of A/D control register Q1)
Clears (0) to A/D conversion completion flag ADF, and the A/D conversion at the A/D conversion mode (Q13
= 0) or the comparator operation at the comparator mode (Q13 = 1) is started.
(Q13 = bit 3 of A/D control register Q1)
When V22 = 0 : Skips the next instruction when A/D conversion completion flag ADF is “1.” After skipping,
clears (0) to the ADF flag. When the ADF flag is “0,” executes the next instruction. (V22: bit 2 of interrupt
control register V2)
Transfers the contents of A/D control register Q1 to register A.
Transfers the contents of register A to A/D control register Q1.
Transfers the contents of A/D control register Q2 to register A.
Transfers the contents of register A to A/D control register Q2.
Transfers the contents of A/D control register Q3 to register A.
Transfers the contents of register A to A/D control register Q3.
No operation; Adds 1 to program counter value, and others remain unchanged.
Puts the system in RAM back-up state by executing the POF instruction after executing the EPOF instruction.
Makes the immediate after POF instruction valid by executing the EPOF instruction.
Skips the next instruction when the P flag is “1”.
After skipping, the P flag remains unchanged.
Skips the next instruction when watchdog timer flag WDF1 is “1.” After skipping, clears (0) to the WDF1 flag.
Also, stops the watchdog timer function when executing the WRST instruction immediately after the DWDT
instruction.
Stops the watchdog timer function by the WRST instruction after executing the DWDT instruction.
System reset occurs.
The voltage drop detection circuit is valid at RAM back-up mode when VDCE pin is “H”.
Sets referring data area to pages 0 to 63 when the TABP p instruction is executed.
This instruction is valid only for the TABP p instruction.
Sets referring data area to pages 64 to 127 when the TABP p instruction is executed.
This instruction is valid only for the TABP p instruction.
Transfers the high-order 4 bits (SI7–SI4) of register SI to register B, and transfers the low-order 4 bits (SI3–
SI0) of register SI to register A.
Transfers the contents of register B to the high-order 4 bits (SI7–SI4) of register SI, and transfers the con-
tents of register A to the low-order 4 bits (SI3–SI0) of register SI.
相关PDF资料 |
PDF描述 |
|---|---|
| M35047-XXXSP | 24 X 12 CHARACTERS CRT CHAR DSPL CTLR, PDIP20 |
| M35047-XXXFP | 24 X 12 CHARACTERS CRT CHAR DSPL CTLR, PDSO20 |
| M35048-001FP | 24 X 12 CHARACTERS CRT CHAR DSPL CTLR, PDSO20 |
| M35049-XXXFP | 24 X 12 CHARACTERS CRT CHAR DSPL CTLR, PDSO20 |
| M35053-XXXFP | 24 X 10 CHARACTERS CRT CHAR DSPL CTLR, PDSO20 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| M34584MD-XXXFP | 制造商:RENESAS 制造商全称:Renesas Technology Corp 功能描述:SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER |
| M3459 | 功能描述:电缆固定件和配件 RLTCG 3/8 NPT GRAY NO NUT RoHS:否 制造商:Heyco 类型:Cable Grips, Liquid Tight 材料:Nylon 颜色:Black 安装方法:Cable 最大光束直径:11.4 mm 抗拉强度: |
| M3460 | 功能描述:电缆固定件和配件 RLTCG 3/4 NPT BLACK NO NUT RoHS:否 制造商:Heyco 类型:Cable Grips, Liquid Tight 材料:Nylon 颜色:Black 安装方法:Cable 最大光束直径:11.4 mm 抗拉强度: |
| M3460-3R9-083 | 制造商:Bonitron 功能描述:REGULATOR FOR VFDS |
| M3460B-E130-R2-DDM-P3 | 制造商:Bonitron 功能描述:UNDERVOLTAGE RIDE-THRU PRODUCT |
发布紧急采购，3分钟左右您将得到回复。