- 您现在的位置：买卖IC网 > PDF目录80428 > M37531E4FP 8-BIT, OTPROM, 8 MHz, MICROCONTROLLER, PDSO36 PDF资料下载
参数资料
| 型号： | M37531E4FP |
| 元件分类： | 微控制器/微处理器 |
| 英文描述： | 8-BIT, OTPROM, 8 MHz, MICROCONTROLLER, PDSO36 |
| 封装： | 0.450 INCH, 0.80 MM PITCH, PLASTIC, SSOP-36 |
| 文件页数： | 10/216页 |
| 文件大小： | 1400K |
| 代理商： | M37531E4FP |
第1页第2页第3页第4页第5页第6页第7页第8页第9页当前第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页第107页第108页第109页第110页第111页第112页第113页第114页第115页第116页第117页第118页第119页第120页第121页第122页第123页第124页第125页第126页第127页第128页第129页第130页第131页第132页第133页第134页第135页第136页第137页第138页第139页第140页第141页第142页第143页第144页第145页第146页第147页第148页第149页第150页第151页第152页第153页第154页第155页第156页第157页第158页第159页第160页第161页第162页第163页第164页第165页第166页第167页第168页第169页第170页第171页第172页第173页第174页第175页第176页第177页第178页第179页第180页第181页第182页第183页第184页第185页第186页第187页第188页第189页第190页第191页第192页第193页第194页第195页第196页第197页第198页第199页第200页第201页第202页第203页第204页第205页第206页第207页第208页第209页第210页第211页第212页第213页第214页第215页第216页
4
4-12
EIT
32182 Group User’s Manual (Rev.1.0)
4.8 Exception Processing
(4) Branching to the EIT vector entry
The CPU branches to the address H’0000 0020 in the user space. This is the last operation performed in
hardware preprocessing.
(5) Jumping from the EIT vector entry to the user-created handler
The CPU executes the BRA instruction written by the user at the address H’0000 0020 of the EIT vector
entry to jump to the start address of the user-created handler. At the beginning of the user-created EIT
handler, first save the BPC and PSW registers and the necessary general-purpose registers to the stack.
Also, save the accumulator and FPSR register as necessary.
(6) Returning from the EIT handler
At the end of the EIT handler, restore the saved registers from the stack and execute the RTE instruction.
When the RTE instruction is executed, hardware postprocessing is automatically performed. At this time,
the CPU restarts from a word-boundary instruction including the instruction that generated a RIE (see Figure
4.8.1). Except when using reserved instruction exceptions intentionally, occurrence of a reserved instruc-
tion exception suggests that the system has some fatal fault already existing in it. In such a case, therefore,
do not return from the reserved instruction exception handler to the program that was being executed when
the exception occurred.
4.8.2 Address Exception (AE)
[OccurrenceConditions]
Address Exception (AE) occurs when an attempt is made to access a misaligned address in Load or Store
instructions. The following lists the combination of instructions and accessed addresses that may cause
address exceptions to occur.
Two low-order address bits accessed in the LDH, LDUH or STH instruction are ‘01’ or ‘11’
Two low-order address bits accessed in the LD, ST, LOCK or UNLOCK instruction are ‘01,’ ‘10’ or ‘11’
When an address exception occurs, memory access by the instruction that generated the exception is not
performed. If an external interrupt is requested at the same time an address exception is detected, it is the
address exception that is accepted.
[EIT Processing]
(1) Saving SM, IE and C bits
The PSW register’s SM, IE and C bits are saved to the respective backup bits: BSM, BIE and BC.
BSM
←
SM
BIE
←
IE
BC
←
C
(2) Updating SM, IE and C bits
The PSW register’s SM, IE and C bits are updated as shown below.
SM
←
Unchanged
IE
←
0
C
←
0
(3) Saving the PC
The PC value of the instruction that generated the address exception is set in the BPC register. For ex-
ample, if the instruction that generated the address exception is at address 4, the value 4 is set in the BPC
register. Similarly, if the instruction that generated the address exception is at address 6, the value 6 is set
in the BPC register. In this case, the value of the BPC register bit 30 indicates whether the instruction that
generated the reserved instruction exception resides on a word boundary (BPC register bit 30 = "0") or not on
a word boundary (BPC register bit 30 = "1").
However, in either case of the above, the address to which the RTE instruction returns after the EIT handler
has terminated is address 4. (This is because the 2 low-order address bits are cleared to ‘00’ when returned
to the PC.)
相关PDF资料 |
PDF描述 |
|---|---|
| M38507F8SP | 8-BIT, MROM, 8 MHz, MICROCONTROLLER, PDIP42 |
| M38027E8-XXXSP | 8-BIT, OTPROM, 8 MHz, MICROCONTROLLER, PDIP64 |
| M38044M4-XXXHP | 8-BIT, MROM, 8.4 MHz, MICROCONTROLLER, PQFP64 |
| M38049FFHP | 8-BIT, FLASH, 8.4 MHz, MICROCONTROLLER, PQFP64 |
| M37540M2T-XXXFP | 8-BIT, MROM, 6 MHz, MICROCONTROLLER, PQFP32 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| M37531E4FP#U0 | 制造商:Renesas Electronics Corporation 功能描述:MITSUBISHI 8 BIT OTP MCU |
| M37531E4GP | 制造商:MITSUBISHI 制造商全称:Mitsubishi Electric Semiconductor 功能描述:SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER |
| M37531E4SP | 制造商:MITSUBISHI 制造商全称:Mitsubishi Electric Semiconductor 功能描述:SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER |
| M37531E8FP | 制造商:MITSUBISHI 制造商全称:Mitsubishi Electric Semiconductor 功能描述:SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER |
| M37531E8SP | 制造商:MITSUBISHI 制造商全称:Mitsubishi Electric Semiconductor 功能描述:SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER |
发布紧急采购，3分钟左右您将得到回复。