- 您现在的位置：买卖IC网 > PDF目录180232 > M58LR128FB95ZB6E (NUMONYX) 8M X 16 FLASH 1.8V PROM, 95 ns, PBGA56 PDF资料下载
参数资料
| 型号： | M58LR128FB95ZB6E |
| 厂商： | NUMONYX |
| 元件分类： | PROM |
| 英文描述： | 8M X 16 FLASH 1.8V PROM, 95 ns, PBGA56 |
| 封装： | 7.70 X 9 MM, 0.75 MM PITCH, LEAD FREE, VFBGA-56 |
| 文件页数： | 3/82页 |
| 文件大小： | 1303K |
| 代理商： | M58LR128FB95ZB6E |
第1页第2页当前第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页
11/82
M58LR128FT, M58LR128FB
should be as close as possible to the pack-
age). See Figure 9., AC Measurement Load Cir-
cuit. The PCB trace widths should be sufficient
to carry the required VPP program and erase
currents.
BUS OPERATIONS
There are six standard bus operations that control
the device. These are Bus Read, Bus Write, Ad-
dress Latch, Output Disable, Standby and Reset.
See Table 3., Bus Operations, for a summary.
Typically glitches of less than 5ns on Chip Enable
or Write Enable are ignored by the memory and do
not affect Bus Write operations.
Bus Read. Bus Read operations are used to out-
put the contents of the Memory Array, the Elec-
tronic Signature, the Status Register and the
Common Flash Interface. Both Chip Enable and
Output Enable must be at VIL in order to perform a
read operation. The Chip Enable input should be
used to enable the device. Output Enable should
be used to gate data onto the output. The data
read depends on the previous command written to
the memory (see Command Interface section).
istics, for details of when the output becomes
valid.
Bus Write. Bus Write operations write Com-
mands to the memory or latch Input Data to be
programmed. A bus write operation is initiated
when Chip Enable and Write Enable are at VIL with
Output Enable at VIH. Commands, Input Data and
Addresses are latched on the rising edge of Write
Enable or Chip Enable, whichever occurs first. The
addresses can also be latched prior to the write
operation by toggling Latch Enable. In this case
the Latch Enable should be tied to VIH during the
bus write operation.
details of the timing requirements.
Address Latch. Address latch operations input
valid addresses. Both Chip enable and Latch En-
able must be at VIL during address latch opera-
tions. The addresses are latched on the rising
edge of Latch Enable.
Output Disable. The outputs are high imped-
ance when the Output Enable is at VIH.
Standby. Standby disables most of the internal
circuitry allowing a substantial reduction of the cur-
rent consumption. The memory is in standby when
Chip Enable and Reset are at VIH. The power con-
sumption is reduced to the standby level IDD4 and
the outputs are set to high impedance, indepen-
dently from the Output Enable or Write Enable in-
puts. If Chip Enable switches to VIH during a
program or erase operation, the device enters
Standby mode when finished.
Reset. During Reset mode the memory is dese-
lected and the outputs are high impedance. The
memory is in Reset mode when Reset is at VIL.
The power consumption is reduced to the Standby
level, independently from the Chip Enable, Output
Enable or Write Enable inputs. If Reset is pulled to
VSS during a Program or Erase, this operation is
aborted and the memory content is no longer valid.
Table 3. Bus Operations
Note: 1. X = Don't care.
2. L can be tied to VIH if the valid address has been previously latched.
3. Depends on G.
4. WAIT signal polarity is configured using the Set Configuration Register command.
Operation
E
G
W
L
RP
WAIT(4)
DQ15-DQ0
Bus Read
VIL
VIH
VIL
(2)
VIH
Data Output
Bus Write
VIL
VIH
VIL
(2)
VIH
Data Input
Address Latch
VIL
X
VIH
VIL
VIH
Data Output or Hi-Z (3)
Output Disable
VIL
VIH
X
VIH
Hi-Z
Standby
VIH
XX
X
VIH
Hi-Z
Reset
X
VIL
Hi-Z
相关PDF资料 |
PDF描述 |
|---|---|
| M58LW128A150N1 | 8M X 16 FLASH 3V PROM, 150 ns, PDSO56 |
| M58WR064HU70ZB6U | 4M X 16 FLASH 1.8V PROM, 70 ns, PBGA44 |
| M59DR032F100N1T | 2M X 16 FLASH 1.8V PROM, 100 ns, PDSO48 |
| M5F7924 | 24 V FIXED NEGATIVE REGULATOR, PSFM3 |
| M5F7920 | 20 V FIXED NEGATIVE REGULATOR, PSFM3 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| M58LR128FB95ZB6F | 制造商:STMICROELECTRONICS 制造商全称:STMicroelectronics 功能描述:128 Mbit (8Mb x16, Multiple Bank, Multi-Level, Burst) 1.8V Supply Flash Memory |
| M58LR128FB95ZB6T | 制造商:STMICROELECTRONICS 制造商全称:STMicroelectronics 功能描述:128 Mbit (8Mb x16, Multiple Bank, Multi-Level, Burst) 1.8V Supply Flash Memory |
| M58LR128FT | 制造商:STMICROELECTRONICS 制造商全称:STMicroelectronics 功能描述:128 Mbit (8Mb x16, Multiple Bank, Multi-Level, Burst) 1.8V Supply Flash Memory |
| M58LR128FT85ZB6 | 制造商:STMICROELECTRONICS 制造商全称:STMicroelectronics 功能描述:128 Mbit (8Mb x16, Multiple Bank, Multi-Level, Burst) 1.8V Supply Flash Memory |
| M58LR128FT85ZB6E | 制造商:STMICROELECTRONICS 制造商全称:STMicroelectronics 功能描述:128 Mbit (8Mb x16, Multiple Bank, Multi-Level, Burst) 1.8V Supply Flash Memory |
发布紧急采购，3分钟左右您将得到回复。