- 您现在的位置：买卖IC网 > PDF目录80381 > M68LC302CAF16VCT (FREESCALE SEMICONDUCTOR INC) 4 CHANNEL(S), 10M bps, LOCAL AREA NETWORK CONTROLLER, PQFP100 PDF资料下载
参数资料
| 型号： | M68LC302CAF16VCT |
| 厂商： | FREESCALE SEMICONDUCTOR INC |
| 元件分类： | 微控制器/微处理器 |
| 英文描述： | 4 CHANNEL(S), 10M bps, LOCAL AREA NETWORK CONTROLLER, PQFP100 |
| 封装： | 14 X 14 MM, 1.40 MM HEIGHT, 0.50 MM PITCH, PLASITC, LQFP-100 |
| 文件页数： | 57/128页 |
| 文件大小： | 641K |
| 代理商： | M68LC302CAF16VCT |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页当前第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页第107页第108页第109页第110页第111页第112页第113页第114页第115页第116页第117页第118页第119页第120页第121页第122页第123页第124页第125页第126页第127页第128页
MC68EN302 DRAM Control Module
MOTOROLA
MC68EN302 REFERENCE MANUAL
3-3
Bits 15–8—Reserved. Should be written to zero by the host processor. These bits are
always read as zero.
R7-R0—Refresh Count Bits. The value stored in these bits is multiplied by 16 system clocks
to determine the refresh period. The divide by 16 scheme provides sufficient range to
address systems operating with standard DRAM at frequencies less than 2 Mhz as well as
systems utilizing low power DRAM running at frequencies greater than 25 Mhz. All zeroes
correspond to 4096 system clocks.
3.5 DRAM BASE ADDRESS REGISTER (DBA1-DBA0)
The base address registers for DRAM are two 16-bit registers which are initialized to zero
at hardware reset. These registers hold both the base address of each bank and mask bits
for determining which address bits initiate bus cycle accesses to the DRAM banks.
A23-A17—Base Address Bits. The Base Address Bits determine where the DRAM bank is
located on 128 kbyte boundaries. These bits are compared with the corresponding
addresses generated by the MC68EN302 to determine if a given bus cycle accesses a
particular DRAM bank. These bits are used in conjunction with the Mask Bits to determine
the size and location of a given DRAM bank.
Bits 8–7—Reserved. Should be written to zero by the host processor. These bits are always
read as zero.
M22-17—Mask Bits. These bits are used in conjunction with the Base Address Bits to
determine the size and location of a given DRAM bank.
0 = The corresponding address bit is ignored.
1 = The address compare logic uses the corresponding address bit when determining
if a bus cycle access occurs within the DRAM bank.
V—Valid Bit. This bit is cleared to 0 at hardware reset.
0 = This DRAM bank is not valid
1 = Data for the corresponding DRAM bank data is valid, and DRAM accesses are
decoded by that bank’s circuitry.
3.6 DRAM CONTROL MODULE OPERATION
3.6.1 Reset Operation
Refresh accesses continue if the Ethernet module is reset and during the Reset Instruction
(soft reset), but not during system (hardware) reset.
15
14
13
12
11
10
9876543210
A23
A22
A21
A20
A19
A18
A17
0
M22
M21
M20
M19
M18
M17
V
相关PDF资料 |
PDF描述 |
|---|---|
| MC68CK16Z1CAG16 | 16-BIT, 16.78 MHz, MICROCONTROLLER, PQFP144 |
| MC908GR48AVFUR2 | 8-BIT, FLASH, 8 MHz, MICROCONTROLLER, PQFP64 |
| MC908GZ60CFAE | 8-BIT, FLASH, 8 MHz, MICROCONTROLLER, PQFP48 |
| MC908GZ60VFJE | 8-BIT, FLASH, 8 MHz, MICROCONTROLLER, PQFP32 |
| MC9S08RE32FGE | 8-BIT, FLASH, 8 MHz, MICROCONTROLLER, PQFP44 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| M68LC302CAF20VCT | 功能描述:微处理器 - MPU 68K INTGR COM PROC DMA RoHS:否 制造商:Atmel 处理器系列:SAMA5D31 核心:ARM Cortex A5 数据总线宽度:32 bit 最大时钟频率:536 MHz 程序存储器大小:32 KB 数据 RAM 大小:128 KB 接口类型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作电源电压:1.8 V to 3.3 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-324 |
| M68LC302CPU16VCT | 功能描述:IC MPU NETWORK 16MHZ 100-LQFP RoHS:否 类别:集成电路 (IC) >> 嵌入式 - 微处理器 系列:M683xx 标准包装:2 系列:MPC8xx 处理器类型:32-位 MPC8xx PowerQUICC 特点:- 速度:133MHz 电压:3.3V 安装类型:表面贴装 封装/外壳:357-BBGA 供应商设备封装:357-PBGA（25x25） 包装:托盘 |
| M68LC302CPU20VCT | 功能描述:IC MPU NETWORK 20MHZ 100-LQFP RoHS:否 类别:集成电路 (IC) >> 嵌入式 - 微处理器 系列:M683xx 标准包装:2 系列:MPC8xx 处理器类型:32-位 MPC8xx PowerQUICC 特点:- 速度:133MHz 电压:3.3V 安装类型:表面贴装 封装/外壳:357-BBGA 供应商设备封装:357-PBGA（25x25） 包装:托盘 |
| M68LGL061X | 制造商:Panasonic Industrial Company 功能描述:SUB ONLY CRT |
| M68LGL061XA | 制造商:Panasonic Industrial Company 功能描述:CRT OR M68LGL061X |
发布紧急采购，3分钟左右您将得到回复。