收藏本站
参数资料
型号： M69AW048B
厂商： 意法半导体
英文描述： 32 Mbit (2M x16) 3V Asynchronous PSRAM
中文描述： 32兆位（200万× 16）3V的异步移动存储芯片
文件页数： 8/29页
文件大小： 433K
代理商： M69AW048B
M69AW048B
8/29
OPERATION
Operational modes are determined by device con-
trol inputs W, E1, E2, LB and UB as summarized
in the Operating Modes table (see
Table
2., Operating Modes
).
Power-Up Sequence
Because the internal control logic of the
M69AW048B needs to be initialized, the following
Power-Up procedure must be followed before the
memory is used:
–
Apply power and wait for V
CC
to stabilize,
–
Wait 300μs while driving both Chip Enable
signals (E1 and E2) High.
See also
Figure 24.
for details on the Power-Up
AC waveforms.
Read Mode
The device is in Read mode when:
–
Write Enable (W) is High and
–
Output Enable (G) Low and
–
the two Chip Enable signals are asserted
(E1 is Low, and E2 is High).
The time taken to enter Read mode (t
ELQV
, t
GLQV
or t
BLQV
) depends on which of the above signals
was the last to reach the appropriate level.
Data out (DQ15-DQ0) may be indeterminate dur-
ing t
ELQX
, t
GLQX
and t
BLQX
but data will always be
valid during t
AVQV
. See Figures
7
,
8
,
9
,
10
and
11
and
Table 11., Read Mode AC Characteristics
, for
details of when the outputs become valid.
Write Mode
The device is in Write mode when
–
Write Enable (W) is Low and
–
Chip Enable (E1) is Low and E2 is High
–
at least one of Upper Byte Enable (UB)
and Lower Byte Enable (LB) is Low.
The Write cycle begins just after the event (the fall-
ing edge) that causes the last of these conditions
to become true (t
AVWL
or t
AVEL
or t
AVBL
).
The Write cycle is terminated by the rising edge of
Write Enable (W) or Chip Enable (E1), whichever
occurs first.
If the device is in Write mode (Chip Enable (E1) is
Low, Output Enable (G) is Low, Upper Byte En-
able (UB) and/or Lower Byte Enable (LB) is Low,
then Write Enable (W) will return the outputs to
high impedance within t
WHDZ
of its rising edge.
Care must be taken to avoid bus contention in this
type of operation. Data input must be valid for t
D-
VWH
before the rising edge of Write Enable (W), or
for t
DVEH
before the rising edge of Chip Enable
(E1), whichever occurs first, and remain valid for
t
BHDZ,
t
WHDZ
, t
EHDZ
.
See Figures
12
,
13
,
14
,
15
,
16
and
17
and
Table
12., Write Mode AC Characteristics
, for details of
when the outputs become valid.
Standby Mode
The device is in Standby mode when:
–
Chip Enable (E1) is High and
–
Chip Enable (E2) is High
The input/output buffers and the decoding/control
logic are switched off, but the dynamic array con-
tinues to be refreshed. In this mode, the memory
current consumption, I
SB
, is reduced, and the data
remains valid.
See Figures
17
and
Table 13., Standby/Power-
Down Mode AC Characteristics
, for details of
when the outputs become valid.
Power-down Modes
Description of Power-Down Modes.
The
M69AW048B has four Power-down modes, Deep
Power-Down, 4 Mbit Partial Array Refresh, 8 Mbit
Partial Array Refresh, and 16 Mbit Partial Array
Refresh (see
Table 4.
and
Figure 22.
).
These can be entered using a series of read and
write operations. Each mode has following fea-
tures. The default state is Deep Power-Down and
it is the lowest power consumption but all data will
be lost once E2 is brought Low for Power-down.
No sequence is required to put the device in Deep
Power-Down mode after Power-up.
The device is in one of the Power-down modes
when:
–
Chip Enable (E2) is Low
All the device logic is switched off and all internal
operations are suspended. This gives the lowest
power consumption. In this operating mode, no re-
fresh is performed, and data is lost if the duration
is longer than 10ns. This mode is useful for those
applications where the data contents are no longer
needed, and can be lost, but where reduced cur-
rent consumption is of major importance.
Power-Down Program Sequence.
The Power-
Down Program sequence is used to program the
Power-Down Configuration. It requires a total of
six read and write operations, with specific ad-
dresses and data. Between each read or write op-
eration the device must be in Standby mode.
Table 4.
shows the sequence. In the first cycle, the
Byte at the highest memory address (MSB) is read.
In the second and third cycles, the data (RDa) read
by first cycle are written back. If the third cycle is
written into a different address, the sequence is
aborted, and the data written by the third cycle is
valid as in a normal write operation. In the fourth
and fifth cycles, the Power-Down Configuration
data is written. The data of the fourth cycle must be
相关PDF资料
PDF描述
M69AW048BL70ZB8 32 Mbit (2M x16) 3V Asynchronous PSRAM
M6D-50 DOUBLE-BALANCED MIXER
M6MGB331S4BKT 33,554,432-BIT (2,097,152 - WORD BY 16-BIT/4,194,304-WORD BY 8-BIT) CMOS 3.3V-ONLY FLASH MEMORY & 4,194,304-BIT (262,144-WORD BY 16-BIT/524,288-WORD B
M6MGB331S8AKT 33,554,432-BIT (2,097,152 - WORD BY 16-BIT /4,194,304-WORD BY 8-BIT) CMOS FLASH MEMORY & 8,388,608-BIT (524,288-WORD BY 16-BIT /1,048,576-WORD BY 8-BI
M6MGB331S8BKT 33,554,432-BIT (2,097,152 - WORD BY 16-BIT /4,194,304-WORD BY 8-BIT) CMOS FLASH MEMORY & 8,388,608-BIT (524,288-WORD BY 16-BIT /1,048,576-WORD BY 8-BI
相关代理商/技术参数
参数描述
M69AW048BL70ZB8 制造商:STMicroelectronics 功能描述:
M69AW048BL70ZB8T 功能描述:静态随机存取存储器 32 MBIT (2M X16) 3V Asynch 静态随机存取存储器 RoHS:否 制造商:Cypress Semiconductor 存储容量:16 Mbit 组织:1 M x 16 访问时间:55 ns 电源电压-最大:3.6 V 电源电压-最小:2.2 V 最大工作电流:22 uA 最大工作温度:+ 85 C 最小工作温度:- 40 C 安装风格:SMD/SMT 封装 / 箱体:TSOP-48 封装:Tray
M69KB096AA 制造商:STMICROELECTRONICS 制造商全称:STMicroelectronics 功能描述:64 Mbit (4M x16) 1.8V Supply, 80MHz Clock Rate, Burst PSRAM
M69KB096AA70CW8 制造商:STMICROELECTRONICS 制造商全称:STMicroelectronics 功能描述:64 Mbit (4M x16) 1.8V Supply, 80MHz Clock Rate, Burst PSRAM
M69KB096AA85AW8 制造商:STMICROELECTRONICS 制造商全称:STMicroelectronics 功能描述:64 Mbit (4M x16) 1.8V Supply, 80MHz Clock Rate, Burst PSRAM
发布紧急采购，3分钟左右您将得到回复。

采购需求

(若只采购一条型号，填写一行即可)

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

*型号 *数量 厂商 批号 封装
添加更多采购

我的联系方式

*
*
*