- 您现在的位置：买卖IC网 > PDF目录359091 > M7010R (意法半导体) 16K x 68-bit Entry NETWORK SEARCH ENGINE PDF资料下载
参数资料
| 型号： | M7010R |
| 厂商： | 意法半导体 |
| 英文描述： | 16K x 68-bit Entry NETWORK SEARCH ENGINE |
| 中文描述： | 16K的× 68位进入网络搜索引擎 |
| 文件页数： | 20/67页 |
| 文件大小： | 449K |
| 代理商： | M7010R |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页当前第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页
M7010R
20/67
The Command Register
Table 10. Command Register Field Descriptions
Field
Range
Initial Value
Description
SRST
[0]
0
Software Reset.
If '1,' this bit resets the device, with the same effect as the
hardware reset. Internally, it generates a reset pulse lasting for eight CLK
cycles. This bit automatically resets to a '0' during the reset cycle.
DEVE
[1]
0
Device Enable.
If '0,' it keeps the SRAM bus (SADR, WE_L, CE_L, OE_L,
and ALE_L), SSF, and SSV signals in a tri-state condition and forces the
cascade interface output signals LHO[1:0] and BHO[2:0] to '0.' It also keeps
the DQ Bus in Input mode. The purpose of this bit is to make sure that there
is no bus contention when the devices power-up in the system.
TLSZ
[3:2]
01
Table Size.
The host ASIC must program this field to configure the chips into
a table of a certain size. This field affects the pipeline latency of the SEARCH
and LEARN operations as well as the READ and WRITE accesses to the
SRAM (SADR[21:0], CE_L, OE_L, WE_L, ALE_L, SSV, SSF, and ACK).
Once programmed, the SEARCH latency stays constant.
Latency #
CLK Cycles
00: 1 device
4
01: 2-8 devices
5
10: 9-31
devices
6
11: Reserved
HLAT
[6:4]
000
Latency of Hit Signals.
This field adds latency to the SSF, SSV, and ACK
signals by the following number of CLK cycles during SEARCH and ACK
during an SRAM READ access.
000: 0
100: 4
001: 1
101: 5
010: 2
110: 6
011: 3
111: 7
LDEV
[7]
0
Last device in the cascade.
When set, this device is the last device in the
depth-cascaded table and is the default driver for the SSF and SSV signals.
In the event of a SEARCH failure, the device with this bit set drives the hit
signals as follows:
SSF = 0, SSV = 1
During non-search cycles, the device with this bit set drives the signals as
follows:
SSF = 0, SSV = 0
LRAM
[8]
0
Last device on this SRAM Bus.
When set, this device is the last device on
the SRAM bus in the depth-cascaded table and is the default driver for the
SADR, CE_L, WE_L, and ALE_L signals. In cycles where no M7010R
device (in a depth-cascaded table) drives these signals, the signals are
driven as follows:
SADR = 22
’
h3FFFFF, CE_L = 1, WE_L = 1, and ALE_L = 1.
OE_L is always driven by the device for which this bit is set.
相关PDF资料 |
PDF描述 |
|---|---|
| M7020R-050ZA1T | CAP TANT 22UF 10V 20% POLY SMD |
| M7020R-066ZA1T | 32K x 68-bit Entry NETWORK SEARCH ENGINE |
| M7020R-083ZA1T | 32K x 68-bit Entry NETWORK SEARCH ENGINE |
| M7020R | 32K x 68-bit Entry NETWORK SEARCH ENGINE |
| M72DW64000B | 64Mbit (x8/ x16, Multiple Bank, Boot Block) Flash Memory and 16Mbit Pseudo SRAM, 3V Supply, Multiple Memory Product |
相关代理商/技术参数 |
参数描述 |
|---|---|
| M7010R-066ZA1T | 制造商:STMICROELECTRONICS 制造商全称:STMicroelectronics 功能描述:16K x 68-bit Entry NETWORK SEARCH ENGINE |
| M7010R-083ZA1T | 制造商:STMICROELECTRONICS 制造商全称:STMicroelectronics 功能描述:16K x 68-bit Entry NETWORK SEARCH ENGINE |
| M701-220442 | 功能描述:USB接头 USB A SINGLE PC TAIL HORIZONTAL RoHS:否 制造商:FCI 产品:USB Type A Connectors 标准:USB 3.0 端口数量: 位置/触点数量:9 型式:Female 电流额定值:1.8 A 安装风格:Through Hole 端接类型:Solder Pin 连接器类型:USB 3.0 Receptacle |
| M7012250442 | 制造商:Harwin 功能描述: |
| M701-2250442R | 制造商:Harwin 功能描述: |
发布紧急采购，3分钟左右您将得到回复。