- 您现在的位置：买卖IC网 > PDF目录180471 > MACH111SP-5VC (LATTICE SEMICONDUCTOR CORP) High-Performance EE CMOS Programmable Logic PDF资料下载
参数资料
| 型号： | MACH111SP-5VC |
| 厂商： | LATTICE SEMICONDUCTOR CORP |
| 元件分类： | PLD |
| 英文描述： | High-Performance EE CMOS Programmable Logic |
| 中文描述： | EE PLD, 5 ns, PQFP44 |
| 封装： | TQFP-44 |
| 文件页数： | 46/48页 |
| 文件大小： | 1136K |
| 代理商： | MACH111SP-5VC |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页当前第46页第47页第48页
MACH 1 & 2 Families
7
Macrocell
There are two fundamental types of macrocell: the output macrocell and the buried macrocell. The
buried macrocell is only found in MACH 2 devices. The use of buried macrocells effectively
doubles the number of macrocells available without increasing the pin count.
Both macrocell types can generate registered or combinatorial outputs. For the MACH 2 series,
a transparent-low latch conguration is provided. If the register is used, it can be congured as
a T-type or a D-type ip-op. Register and latch functionality is dened in Table 9.
Programmable polarity (for output macrocells) and the T-type ip-op both give the software a
way to minimize the number of product terms needed. These choices can be made automatically
by the software when it ts the design into the device.
Table 7. Logic Allocation for MACH211(SP) and MACH231(SP)
Macrocell
Available Clusters
Macrocell
Available Clusters
Output
Buried
Output
Buried
M0
M1
C0, C1, C2
C0, C1, C2, C3
M8
M9
C7, C8, C9, C10
C8, C9, C10, C11
M2
M3
C1, C2, C3, C4
C2, C3, C4, C5
M10
M11
C9, C10, C11, C12
C10, C11, C12, C13
M4
M5
C3, C4, C5, C6
C4, C5, C6, C7
M12
M13
C11, C12, C13, C14
C12, C13, C14, C15
M6
M7
C5, C6, C7, C8
C6, C7, C8, C9
M14
M15
C13, C14, C15
C14, C15
Table 8. Logic Allocation for MACH221(SP)
Macrocell
Available Clusters
Macrocell
Available Clusters
Output
Buried
Output
Buried
M0
M1
C0, C1, C2
C0, C1, C2, C3
M6
M7
C5, C6, C7, C8
C6, C7, C8, C9
M2
M3
C1, C2, C3, C4
C2, C3, C4, C5
M8
M9
C7, C8, C9, C10
C8, C9, C10, C11
M4
M5
C3, C4, C5, C6
C4, C5, C6, C7
M10
M11
C9, C10, C11
C10, C11
Table 9. Register/Latch Operation
Conguration
D/T
CLK/LE
Q+
D-Register
X
0,1,
↓
Q
0
↑
0
1
↑
1
T-Register
X
0,1,
↓
Q
0
↑
Q
1
↑
Q
Latch
X1
Q
00
0
10
1
相关PDF资料 |
PDF描述 |
|---|---|
| MACH111SP-7JC | High-Performance EE CMOS Programmable Logic |
| MACH111SP-7JI | High-Performance EE CMOS Programmable Logic |
| MACH111SP-7VC | High-Performance EE CMOS Programmable Logic |
| MACH131SP-12YI | High-Performance EE CMOS Programmable Logic |
| MACH131SP-14YI | High-Performance EE CMOS Programmable Logic |
相关代理商/技术参数 |
参数描述 |
|---|---|
| MACH111SP-7JC | 制造商:LATTICE 制造商全称:Lattice Semiconductor 功能描述:High-Performance EE CMOS Programmable Logic |
| MACH111SP-7JI | 制造商:LATTICE 制造商全称:Lattice Semiconductor 功能描述:High-Performance EE CMOS Programmable Logic |
| MACH111SP-7VC | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| MACH11SP | 制造商:未知厂家 制造商全称:未知厂家 功能描述:High-Performance EE CMOS In-System Programmable Logic |
| MACH120-12 | 制造商:LATTICE 制造商全称:Lattice Semiconductor 功能描述:High-Performance EE CMOS Programmable Logic |
发布紧急采购，3分钟左右您将得到回复。