- 您现在的位置：买卖IC网 > PDF目录180478 > MAX19542EGK (MAXIM INTEGRATED PRODUCTS INC) 1-CH 12-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, QCC68 PDF资料下载
参数资料
| 型号： | MAX19542EGK |
| 厂商： | MAXIM INTEGRATED PRODUCTS INC |
| 元件分类： | ADC |
| 英文描述： | 1-CH 12-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, QCC68 |
| 封装： | 10 X 10 MM, 0.9 MM HEIGHT, MO-220, QFN-68 |
| 文件页数： | 3/24页 |
| 文件大小： | 582K |
| 代理商： | MAX19542EGK |
Analog Inputs (INP, INN)
INP and INN are the fully differential inputs of the
MAX19542. Differential inputs usually feature good
rejection of even-order harmonics, which allows for
enhanced AC performance as the signals are pro-
gressing through the analog stages. The MAX19542
analog inputs are self-biased at a 1.365V common-
mode voltage and allow a 1.41VP-P differential input
voltage swing. Both inputs are self-biased through
2.15k
resistors, resulting in a typical differential input
resistance of 4.3k
(Figure 2). It is recommended dri-
ving the analog inputs of the MAX19542 in an AC-cou-
pled configuration to achieve the best dynamic
performance. See the Transformer-Coupled, Differential
Analog Input Drive section for a detailed discussion of
this configuration.
On-Chip Reference Circuit
The MAX19542 features an internal 1.24V bandgap ref-
erence circuit (Figure 3), which, in combination with an
internal reference-scaling amplifier, determine the full-
scale range of the MAX19542. Bypass REFIO with a
0.1F capacitor to AGND. To compensate for gain errors
or increase the ADC’s full-scale range, the voltage of this
bandgap reference can be indirectly adjusted by adding
an external resistor (e.g., 100k
trim potentiometer)
between REFADJ and AGND or REFADJ and REFIO.
See Figure 7 and the Applications Information section for
a detailed description of this process.
Clock Inputs (CLKP, CLKN)
Drive the clock inputs of the MAX19542 differentially
with an LVPECL-compatible clock to achieve the best
dynamic performance. The clock signal source must be
high-quality, low phase noise to avoid any degradation
in the noise performance of the ADC. The clock inputs
(CLKP, CLKN) are internally biased to typically 1.15V,
accept a typical 0.5VP-P differential signal swing, and
are usually driven in an AC-coupled configuration. See
the Differential, AC-Coupled Clock Input section for
more circuit details on how to drive CLKP and CLKN
appropriately.
The MAX19542 features an internal clock-management
circuit (duty-cycle equalizer). The clock-management
circuit ensures that the clock signal applied to inputs
CLKP and CLKN is processed to provide a near 50%
duty-cycle clock signal. This desensitizes the perfor-
mance of the converter to variations in the duty cycle of
the input clock source. Note that the clock duty-cycle
equalizer cannot be turned off externally.
Clock Outputs (DCLKP, DCLKN)
The MAX19542 features CMOS-complementary clock
outputs (DCLKP, DCLKN) to latch the digital output
data with an external latch or receiver. Additionally, the
clock outputs can be used to synchronize external
devices (e.g., FPGAs) to the ADC. There is a 2.1ns
delay time between the rising (falling) edge of CLKP
(CLKN) and the rising (falling) edge of DCLKP
(DCLKN). See Figure 4 for timing details.
MAX19542
12-Bit, 170Msps ADC with CMOS
Outputs for Wideband Applications
______________________________________________________________________________________
11
2.15k
INP
2.15k
AGND
INN
TO COMMON-MODE
INPUT
TO COMMON-MODE
INPUT
AVCC
Figure 2. Simplified Analog Input Architecture
MAX19542
REFERENCE
BUFFER
ADC FULL SCALE = REFT - REFB
1V
AVCC
AVCC / 2
G
CONTROL LINE
TO DISABLE
REFERENCE BUFFER
REFERENCE-
SCALING
AMPLIFIER
REFIO
REFADJ*
0.1
F
*REFADJ CAN BE SHORTED TO AGND THROUGH A 1k
RESISTOR OR POTENTIOMETER.
REFT
REFB
Figure 3. Simplified Reference Architecture
相关PDF资料 |
PDF描述 |
|---|---|
| MAX19996ETP+T | SiGe, High-Linearity, High-Gain, 2000MHz to 3000MHz Downconversion Mixer with LO Buffer; ; Temperature Range: -40°C to +85°C |
| MAX19996ETP+ | SiGe, High-Linearity, High-Gain, 2000MHz to 3000MHz Downconversion Mixer with LO Buffer; Package: THIN QFN, 20 pin ; Temperature Range: -40°C to +85°C |
| MAX2658 | GPS/GNSS低噪声放大器 |
| MAX3204EEWT+T | UNIDIRECTIONAL, 8 ELEMENT, SILICON, TVS DIODE |
| MAX3537 | 宽带可变增益放大器 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| MAX19542EGK+D | 功能描述:模数转换器 - ADC RoHS:否 制造商:Texas Instruments 通道数量:2 结构:Sigma-Delta 转换速率:125 SPs to 8 KSPs 分辨率:24 bit 输入类型:Differential 信噪比:107 dB 接口类型:SPI 工作电源电压:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:VQFN-32 |
| MAX19542EGK+TD | 功能描述:模数转换器 - ADC RoHS:否 制造商:Texas Instruments 通道数量:2 结构:Sigma-Delta 转换速率:125 SPs to 8 KSPs 分辨率:24 bit 输入类型:Differential 信噪比:107 dB 接口类型:SPI 工作电源电压:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:VQFN-32 |
| MAX19542EGK-D | 功能描述:模数转换器 - ADC RoHS:否 制造商:Texas Instruments 通道数量:2 结构:Sigma-Delta 转换速率:125 SPs to 8 KSPs 分辨率:24 bit 输入类型:Differential 信噪比:107 dB 接口类型:SPI 工作电源电压:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:VQFN-32 |
| MAX19542EGK-TD | 功能描述:模数转换器 - ADC RoHS:否 制造商:Texas Instruments 通道数量:2 结构:Sigma-Delta 转换速率:125 SPs to 8 KSPs 分辨率:24 bit 输入类型:Differential 信噪比:107 dB 接口类型:SPI 工作电源电压:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:VQFN-32 |
| MAX1954AEUB | 功能描述:电流型 PWM 控制器 RoHS:否 制造商:Texas Instruments 开关频率:27 KHz 上升时间: 下降时间: 工作电源电压:6 V to 15 V 工作电源电流:1.5 mA 输出端数量:1 最大工作温度:+ 105 C 安装风格:SMD/SMT 封装 / 箱体:TSSOP-14 |
发布紧急采购，3分钟左右您将得到回复。