- 您现在的位置：买卖IC网 > PDF目录180478 > MAX19542EGK (MAXIM INTEGRATED PRODUCTS INC) 1-CH 12-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, QCC68 PDF资料下载
参数资料
| 型号： | MAX19542EGK |
| 厂商： | MAXIM INTEGRATED PRODUCTS INC |
| 元件分类： | ADC |
| 英文描述： | 1-CH 12-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, QCC68 |
| 封装： | 10 X 10 MM, 0.9 MM HEIGHT, MO-220, QFN-68 |
| 文件页数： | 4/24页 |
| 文件大小： | 582K |
| 代理商： | MAX19542EGK |
MAX19542
Divide-by-Two Clock Control (CLKDIV)
The MAX19542 offers a clock control line (CLKDIV) that
allows the reduction of clock jitter and phase noise in a
system as higher frequency oscillators usually exhibit
better phase noise and jitter characteristics. Connect
CLKDIV to OGND to enable the ADC’s internal divide-
by-2 clock divider, which allows the user to use an
oscillator of twice the maximum sampling frequency.
The sampling frequency now becomes 1/2 of the input
clock frequency. CLKDIV has an internal pulldown
resistor and can be left open for applications that
require this divide-by-2 mode. Connecting CLKDIV to
OVCC disables the divide-by-2 mode.
RESET Operation
The RESET input defines the pipeline latency of the
MAX19542. Drive RESET high to place the MAX19542
in reset mode with the CMOS outputs tri-stated. During
the time when RESET is high, no sample information is
available at the outputs. For pipeline latency, the first
sample is defined at the first rising edge of CLKP after
RESET goes low. The conversion information is avail-
able at the outputs after 11 clock cycles. Synchronize
RESET with the input clock of the device by observing
the minimum RESET hold (tHR) and RESET setup (tSR)
times (Figure 4). RESET is only used to control the
latency of the device and, in applications where this is
not critical, drive RESET low or leave unconnected.
RESET has an internal pulldown resistor.
12-Bit, 170Msps ADC with CMOS
Outputs for Wideband Applications
12
______________________________________________________________________________________
CLKN
CLKP
RESET
N + 1
N + 11
N + 12
N
tAD
tSR
tHR
SAMPLING EVENT
INN
INP
tCL
tCH
Figure 4. RESET Timing Diagram
相关PDF资料 |
PDF描述 |
|---|---|
| MAX19996ETP+T | SiGe, High-Linearity, High-Gain, 2000MHz to 3000MHz Downconversion Mixer with LO Buffer; ; Temperature Range: -40°C to +85°C |
| MAX19996ETP+ | SiGe, High-Linearity, High-Gain, 2000MHz to 3000MHz Downconversion Mixer with LO Buffer; Package: THIN QFN, 20 pin ; Temperature Range: -40°C to +85°C |
| MAX2658 | GPS/GNSS低噪声放大器 |
| MAX3204EEWT+T | UNIDIRECTIONAL, 8 ELEMENT, SILICON, TVS DIODE |
| MAX3537 | 宽带可变增益放大器 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| MAX19542EGK+D | 功能描述:模数转换器 - ADC RoHS:否 制造商:Texas Instruments 通道数量:2 结构:Sigma-Delta 转换速率:125 SPs to 8 KSPs 分辨率:24 bit 输入类型:Differential 信噪比:107 dB 接口类型:SPI 工作电源电压:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:VQFN-32 |
| MAX19542EGK+TD | 功能描述:模数转换器 - ADC RoHS:否 制造商:Texas Instruments 通道数量:2 结构:Sigma-Delta 转换速率:125 SPs to 8 KSPs 分辨率:24 bit 输入类型:Differential 信噪比:107 dB 接口类型:SPI 工作电源电压:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:VQFN-32 |
| MAX19542EGK-D | 功能描述:模数转换器 - ADC RoHS:否 制造商:Texas Instruments 通道数量:2 结构:Sigma-Delta 转换速率:125 SPs to 8 KSPs 分辨率:24 bit 输入类型:Differential 信噪比:107 dB 接口类型:SPI 工作电源电压:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:VQFN-32 |
| MAX19542EGK-TD | 功能描述:模数转换器 - ADC RoHS:否 制造商:Texas Instruments 通道数量:2 结构:Sigma-Delta 转换速率:125 SPs to 8 KSPs 分辨率:24 bit 输入类型:Differential 信噪比:107 dB 接口类型:SPI 工作电源电压:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:VQFN-32 |
| MAX1954AEUB | 功能描述:电流型 PWM 控制器 RoHS:否 制造商:Texas Instruments 开关频率:27 KHz 上升时间: 下降时间: 工作电源电压:6 V to 15 V 工作电源电流:1.5 mA 输出端数量:1 最大工作温度:+ 105 C 安装风格:SMD/SMT 封装 / 箱体:TSSOP-14 |
发布紧急采购，3分钟左右您将得到回复。