- 您现在的位置：买卖IC网 > PDF目录180478 > MAX19542EGK (MAXIM INTEGRATED PRODUCTS INC) 1-CH 12-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, QCC68 PDF资料下载
参数资料
| 型号： | MAX19542EGK |
| 厂商： | MAXIM INTEGRATED PRODUCTS INC |
| 元件分类： | ADC |
| 英文描述： | 1-CH 12-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, QCC68 |
| 封装： | 10 X 10 MM, 0.9 MM HEIGHT, MO-220, QFN-68 |
| 文件页数： | 6/24页 |
| 文件大小： | 582K |
| 代理商： | MAX19542EGK |
MAX19542
12-Bit, 170Msps ADC with CMOS
Outputs for Wideband Applications
14
______________________________________________________________________________________
tPDL
tCPDL
tLATENCY
SAMPLING EVENT
INN
INP
CLKN
CLKP
RESET
DCLKN
DCLKP
DA0–DA11, ORA
N + 12
N + 1
N + 3
N
N + 2
N
DB0–DB11, ORB
DEMUX PARALLEL MODE
tCL
tCH
tAD
Figure 6. Demux Parallel Mode Timing Diagram
Demux Parallel Mode
Drive DEMUX high and ITL low to place the MAX19542
in the demux parallel mode. In this mode, the output
clock’s frequency is 1/2 the sampling frequency. The
sampling frequency may not be the same as the input
clock frequency. See the Divide-by-Two Clock Control
(CLKDIV) section. Each conversion starts with a sam-
pling event on the rising edge of CLKP. Conversion
data now appears on both DA0–DA11 and DB0–DB11.
The first conversion result is output on the A ports on
the rising edge of DCLKP after 12 input clock cycles
from the initial sampling event. The second conversion
result is output on the B ports on the rising edge of
DCLKP after 11 input clock cycles from the initial sam-
pling event. Both conversion results are output simulta-
neously (Figure 6). The conversion results on ports A
and B remain stable for one period of DCLKP after they
become valid. Thus, the overall throughput rate is the
same as in parallel mode; however, now each data line
is allowed to be valid for a longer time (two sampling
periods, one digital clock period). Overrange condi-
tions are reflected on the appropriate output port, ORA
or ORB, depending on which conversion they occur.
The demux interleaved mode is the recommended
demux mode of operation due to the fact that output
bus switching is more evenly distributed over sample
clock edges.
相关PDF资料 |
PDF描述 |
|---|---|
| MAX19996ETP+T | SiGe, High-Linearity, High-Gain, 2000MHz to 3000MHz Downconversion Mixer with LO Buffer; ; Temperature Range: -40°C to +85°C |
| MAX19996ETP+ | SiGe, High-Linearity, High-Gain, 2000MHz to 3000MHz Downconversion Mixer with LO Buffer; Package: THIN QFN, 20 pin ; Temperature Range: -40°C to +85°C |
| MAX2658 | GPS/GNSS低噪声放大器 |
| MAX3204EEWT+T | UNIDIRECTIONAL, 8 ELEMENT, SILICON, TVS DIODE |
| MAX3537 | 宽带可变增益放大器 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| MAX19542EGK+D | 功能描述:模数转换器 - ADC RoHS:否 制造商:Texas Instruments 通道数量:2 结构:Sigma-Delta 转换速率:125 SPs to 8 KSPs 分辨率:24 bit 输入类型:Differential 信噪比:107 dB 接口类型:SPI 工作电源电压:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:VQFN-32 |
| MAX19542EGK+TD | 功能描述:模数转换器 - ADC RoHS:否 制造商:Texas Instruments 通道数量:2 结构:Sigma-Delta 转换速率:125 SPs to 8 KSPs 分辨率:24 bit 输入类型:Differential 信噪比:107 dB 接口类型:SPI 工作电源电压:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:VQFN-32 |
| MAX19542EGK-D | 功能描述:模数转换器 - ADC RoHS:否 制造商:Texas Instruments 通道数量:2 结构:Sigma-Delta 转换速率:125 SPs to 8 KSPs 分辨率:24 bit 输入类型:Differential 信噪比:107 dB 接口类型:SPI 工作电源电压:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:VQFN-32 |
| MAX19542EGK-TD | 功能描述:模数转换器 - ADC RoHS:否 制造商:Texas Instruments 通道数量:2 结构:Sigma-Delta 转换速率:125 SPs to 8 KSPs 分辨率:24 bit 输入类型:Differential 信噪比:107 dB 接口类型:SPI 工作电源电压:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:VQFN-32 |
| MAX1954AEUB | 功能描述:电流型 PWM 控制器 RoHS:否 制造商:Texas Instruments 开关频率:27 KHz 上升时间: 下降时间: 工作电源电压:6 V to 15 V 工作电源电流:1.5 mA 输出端数量:1 最大工作温度:+ 105 C 安装风格:SMD/SMT 封装 / 箱体:TSSOP-14 |
发布紧急采购，3分钟左右您将得到回复。