- 您现在的位置：买卖IC网 > PDF目录10951 > MAX98089ETN+T (Maxim Integrated Products)IC CODEC AUDIO FLEXSOUND 56TQFN PDF资料下载
参数资料
| 型号： | MAX98089ETN+T |
| 厂商： | Maxim Integrated Products |
| 文件页数： | 22/131页 |
| 文件大小： | 0K |
| 描述： | IC CODEC AUDIO FLEXSOUND 56TQFN |
| 产品培训模块： | Lead (SnPb) Finish for COTS Obsolescence Mitigation Program |
| 标准包装： | 1 |
| 系列： | FlexSound™ |
| 类型： | 立体声音频 |
| 数据接口： | I²C，串行 |
| 分辨率（位）： | 24 b |
| ADC / DAC 数量： | 2 / 2 |
| 三角积分调变： | 无 |
| S/N 比，标准 ADC / DAC (db)： | 93 / 101 |
| 动态范围，标准 ADC / DAC (db)： | 93 / 101 |
| 电压 - 电源，模拟： | 1.65 V ~ 2 V |
| 电压 - 电源，数字： | 1.65 V ~ 3.6 V |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 56-WFQFN 裸露焊盘 |
| 供应商设备封装： | 56-TQFN-EP（7x7） |
| 包装： | 标准包装 |
| 其它名称： | MAX98089ETN+TDKR |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页当前第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页第107页第108页第109页第110页第111页第112页第113页第114页第115页第116页第117页第118页第119页第120页第121页第122页第123页第124页第125页第126页第127页第128页第129页第130页第131页
Low-Power, Stereo Audio Codec
with FlexSound Technology
I2C Serial Interface
The IC features an I2C/SMBusK-compatible, 2-wire
serial interface comprising a serial-data line (SDA) and
a serial-clock line (SCL). SDA and SCL facilitate com-
munication between the IC and the master at clock rates
up to 400kHz. Figure 5 shows the 2-wire interface timing
diagram. The master generates SCL and initiates data
transfer on the bus. The master device writes data to the
IC by transmitting the proper slave address followed by
the register address and then the data word. Each trans-
mit sequence is framed by a START (S) or REPEATED
START (Sr) condition and a STOP (P) condition. Each
word transmitted to the IC is 8 bits long and is followed
by an acknowledge clock pulse. A master reading data
from the IC transmits the proper slave address followed
by a series of nine SCL pulses. The IC transmits data on
SDA in sync with the master-generated SCL pulses. The
master acknowledges receipt of each byte of data. Each
read sequence is framed by a START or REPEATED
START condition, a not acknowledge, and a STOP condi-
tion. SDA operates as both an input and an open-drain
output. A pullup resistor, typically greater than 500I, is
required on SDA. SCL operates only as an input. A pullup
resistor, typically greater than 500I, is required on SCL
if there are multiple masters on the bus, or if the single
master has an open-drain SCL output. Series resistors in
line with SDA and SCL are optional. Series resistors pro-
tect the digital inputs of the IC from high voltage spikes
on the bus lines, and minimize crosstalk and undershoot
of the bus signals.
Bit Transfer
One data bit is transferred during each SCL cycle. The
data on SDA must remain stable during the high period of
the SCL pulse. Changes in SDA while SCL is high are con-
trol signals (see the START and STOP Conditions section).
START and STOP Conditions
SDA and SCL idle high when the bus is not in use. A mas-
ter initiates communication by issuing a START condition.
A START condition is a high-to-low transition on SDA with
SCL high. A STOP condition is a low-to-high transition on
SDA while SCL is high (Figure 33). A START condition
from the master signals the beginning of a transmission
to the IC. The master terminates transmission, and frees
the bus, by issuing a STOP condition. The bus remains
active if a REPEATED START condition is generated
instead of a STOP condition.
Early STOP Conditions
The IC recognizes a STOP condition at any point during
data transmission except if the STOP condition occurs in
the same high pulse as a START condition. For proper
operation, do not send a STOP condition during the same
SCL high pulse as the START condition.
Table 37. Device Revision Register
Device Revision
Figure 34. START, STOP, and REPEATED START Conditions
SMBus is a trademark of Intel Corp.
SCL
SDA
SSrP
REGISTER
BIT
NAME
DESCRIPTION
0xFF
(Read Only)
7
REV
Device Revision Code
REV is always set to 0x40.
6
5
4
3
2
1
0
Maxim Integrated
118
MAX98089
相关PDF资料 |
PDF描述 |
|---|---|
| MCIMX353CVM5B | IC MPU I.MX35 400MAPBGA |
| VI-26X-IY-F1 | CONVERTER MOD DC/DC 5.2V 50W |
| SSM2604CPZ-REEL7 | IC AUDIO CODEC LP 20-LFCSP |
| MCIMX357DVM5B | PROCESSOR MULTIMEDIA 400PBGA |
| VI-26W-IY-F3 | CONVERTER MOD DC/DC 5.5V 50W |
相关代理商/技术参数 |
参数描述 |
|---|---|
| MAX98089EVKIT#TQFN | 功能描述:音频 IC 开发工具 MAX98089 Eval Kit RoHS:否 制造商:Texas Instruments 产品:Evaluation Kits 类型:Audio Amplifiers 工具用于评估:TAS5614L 工作电源电压:12 V to 38 V |
| MAX98089EVKIT#WLP | 功能描述:音频 IC 开发工具 MAX98089 Eval Kit RoHS:否 制造商:Texas Instruments 产品:Evaluation Kits 类型:Audio Amplifiers 工具用于评估:TAS5614L 工作电源电压:12 V to 38 V |
| MAX98089EVKIT+TQFN | 功能描述:音频 IC 开发工具 RoHS:否 制造商:Texas Instruments 产品:Evaluation Kits 类型:Audio Amplifiers 工具用于评估:TAS5614L 工作电源电压:12 V to 38 V |
| MAX98089EVKIT+WLP | 功能描述:音频 IC 开发工具 RoHS:否 制造商:Texas Instruments 产品:Evaluation Kits 类型:Audio Amplifiers 工具用于评估:TAS5614L 工作电源电压:12 V to 38 V |
| MAX98089EWY+ | 制造商:Maxim Integrated Products 功能描述:STEREO AUDIO CODEC WITH FLEXSOUND TUNING TECHNOLOGY AND BASI - Rail/Tube |
发布紧急采购，3分钟左右您将得到回复。