- 您现在的位置：买卖IC网 > PDF目录80502 > MB89T635P-SH 8-BIT, 10 MHz, MICROCONTROLLER, PDIP64 PDF资料下载
参数资料
| 型号： | MB89T635P-SH |
| 元件分类： | 微控制器/微处理器 |
| 英文描述： | 8-BIT, 10 MHz, MICROCONTROLLER, PDIP64 |
| 封装： | SHRINK, DIP-64 |
| 文件页数： | 110/153页 |
| 文件大小： | 7326K |
| 代理商： | MB89T635P-SH |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页第107页第108页第109页当前第110页第111页第112页第113页第114页第115页第116页第117页第118页第119页第120页第121页第122页第123页第124页第125页第126页第127页第128页第129页第130页第131页第132页第133页第134页第135页第136页第137页第138页第139页第140页第141页第142页第143页第144页第145页第146页第147页第148页第149页第150页第151页第152页第153页
vii
Figures
Fig. 1.1
Block Diagram (MB89635)........................................................................................................ 1-5
Fig. 1.2
Pin Assignment (DIP-64P-M01 and MDP-64C-P02) ................................................................ 1-6
Fig. 1.3
Pin Assignment (FPT-64P-M09) ............................................................................................... 1-6
Fig. 1.4
Pin Assignment (MQP-64C-P01 and FPT-64P-M06)................................................................ 1-7
Fig. 1.5
Package dimension .................................................................................................................. 1-8
Fig. 1.6
Package dimension (QFP)........................................................................................................ 1-9
Fig. 1.7
Package dimension (MB89PV630) ......................................................................................... 1-10
Fig. 2.1
Memory Space of MB89630 Series of Microcontrollers ........................................................... 2-3
Fig. 2.2
Arrangement of 16-bit Data in Memory ....................................................................................2-5
Fig. 2.3
Arrangement of 16-bit Data during Execution of Instruction ..................................................... 2-5
Fig. 2.4
Structure of Program Status ..................................................................................................... 2-6
Fig. 2.5
Rule for Translating Real Addresses at General-purpose Register Area ................................. 2-7
Fig. 2.6
Register Bank Configuration..................................................................................................... 2-8
Fig. 2.7
Memory Maps in Various Modes .............................................................................................. 2-9
Fig. 2.8
Interrupt-processing Flowchart ............................................................................................... 2-26
Fig. 2.9
Ports 0 and 1 (in Single-chip Mode) ....................................................................................... 2-29
Fig. 2.10 Port 2 (in Single-chip Mode) ................................................................................................... 2-30
Fig. 2.11 Port 3 ...................................................................................................................................... 2-32
Fig. 2.12 Port 4 ...................................................................................................................................... 2-34
Fig. 2.13 Port 5 ...................................................................................................................................... 2-35
Fig. 2.14 Port 6 ...................................................................................................................................... 2-36
Fig. 2.15 Port 7 ...................................................................................................................................... 2-37
Fig. 2.16 Timer Operation...................................................................................................................... 2-44
Fig. 2.17 PWM Pulse Output ................................................................................................................. 2-45
Fig. 2.18 PWM Wave Output at CH1-2 PWM Mode .............................................................................. 2-46
Fig. 2.9
RDRF Flag Set Timing ........................................................................................................... 2-67
Fig. 2.10 ORFE Flag Set Timing ........................................................................................................... 2-68
Fig. 2.11 TDRE Flag Set Timing (Mode 0) ............................................................................................ 2-69
Fig. 2.12 Shift Start/Stop Timing ........................................................................................................... 2-77
Fig. 2.13 Input/Output Shift Timing ........................................................................................................ 2-78
Fig. 2.14 Block Diagram of Watchdog Timer ......................................................................................... 2-95
Fig. 3.15 Clock Pulse Generator.............................................................................................................. 3-3
Fig. 3.16 Outline of Reset Operation ....................................................................................................... 3-4
Fig. 3.17 Interrupt-processing Flowchart ................................................................................................. 3-6
Fig. 3.18 Memory Map in Various Modes ................................................................................................ 3-8
Fig. 3.19 External-access Timing Chart .................................................................................................. 3-8
Fig. 3.20 External Peripheral/Memory Connection ..................................................................................3-9
Fig. 3.21 Ready Input Timing Chart (Write Cycle).................................................................................3-10
Fig. 3.22 Ready Generation Circuit ....................................................................................................... 3-10
Fig. 3.23 Hold Timing ............................................................................................................................ 3-11
相关PDF资料 |
PDF描述 |
|---|---|
| MB89195PF | 8-BIT, MROM, 4.2 MHz, MICROCONTROLLER, PDSO28 |
| MB89152APF | 8-BIT, MROM, MICROCONTROLLER, PQFP80 |
| MB89P155PF-105 | 8-BIT, OTPROM, MICROCONTROLLER, PQFP80 |
| MD2202-D192 | FLASH MEMORY DRIVE CONTROLLER, PDIP32 |
| M38022M4-XXXSP | 8-BIT, MROM, MICROCONTROLLER, PDIP64 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| MB89T637R-101P-G-SH | 制造商:FUJITSU 功能描述: |
| MB89T637R-102P-G-SH-E1 | 制造商:FUJITSU 功能描述: |
| MB89T715APF-G-BND-T | 制造商:FUJITSU 功能描述: |
| MB8A3A2HR | 制造商:Kessler-Ellis Products 功能描述: |
| MB8AA0510RBC-GE1 | 功能描述:IC 10 GIGABIT ETHER INTER RoHS:是 类别:集成电路 (IC) >> 接口 - 电信 系列:- 产品培训模块:Lead (SnPb) Finish for COTS 产品变化通告:Product Discontinuation 06/Feb/2012 标准包装:750 系列:* |
发布紧急采购，3分钟左右您将得到回复。