- 您现在的位置：买卖IC网 > PDF目录80502 > MB89T635P-SH 8-BIT, 10 MHz, MICROCONTROLLER, PDIP64 PDF资料下载
参数资料
| 型号： | MB89T635P-SH |
| 元件分类： | 微控制器/微处理器 |
| 英文描述： | 8-BIT, 10 MHz, MICROCONTROLLER, PDIP64 |
| 封装： | SHRINK, DIP-64 |
| 文件页数： | 90/153页 |
| 文件大小： | 7326K |
| 代理商： | MB89T635P-SH |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页当前第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页第107页第108页第109页第110页第111页第112页第113页第114页第115页第116页第117页第118页第119页第120页第121页第122页第123页第124页第125页第126页第127页第128页第129页第130页第131页第132页第133页第134页第135页第136页第137页第138页第139页第140页第141页第142页第143页第144页第145页第146页第147页第148页第149页第150页第151页第152页第153页
MB89630 SERIES HARDWARE MANUAL
2-18
[1] WATCH mode
Switching to WATCH mode
Writing 1 at the TMD bit (bit 3) of the STBC register switches the mode to WATCH mode. Writing is
invalid if 1 is set at the SCS bit (bit 2) of the SYCC register.
The WATCH mode stops all chip functions except the watch prescaler, external interrupt, and wake-up
functions. Therefore, data can be held with the lowest power consumption.
The input/output pins and output pins during the WATCH mode can be controlled by the SPL bit of the
STBC register so that they are held in the state immediately before entering the WATCH mode or so
that they enter the high-impedance state.
If an interrupt is requested when 1 is written at the TMD bit , instruction execution continues without
switching to the WATCH mode.
In the WATCH mode, the values of registers and RAM immediately before entering the WATCH mode
are held.
Canceling WATCH mode
The WATCH mode is canceled by inputting the reset signal and requesting an interrupt.
When the reset signal is input during the WATCH mode, the CPU is switched to the reset state and the
WATCH mode is canceled.
When an interrupt higher than level 11 is requested from a resource during the WATCH mode, the
WATCH mode is canceled.
When the I flag and IL bit are enabled like an ordinary interrupt after canceling, the CPU executes the
interrupt processing. When they are disabled, the CPU executes the interrupt processing from the
instruction next to the one before entering the WATCH mode.
If the WATCH mode is canceled by inputting the reset signal, the CPU is switched to the oscillation
stabilization wait state. Therefore, the reset sequence is not executed unless the oscillation stabi liza-
tion time is elapsed. The oscillation stabilization time will be that of the main clock selected by the
WT1 and WT0 bits. However, when Power-on Reset is not specified by the mask option, the CPU is
not switched to the oscillation stabilization wait state, even if the WATCH mode is canceled by inputting
the reset signal.
[2] SLEEP mode
Switching to SLEEP mode
Writing 1 at the SLP bit (bit 6) of the STBC register switches the mode to SLEEP mode.
The SLEEP mode stops the CPU operating clock pulse; only the CPU stops and the resources con-
tinue to operate.
If an interrupt is requested when 1 is written at the SLP bit (bit 6), instruction execution continues with-
out switching to the SLEEP mode. In the SLEEP mode,the values of registers and RAM im mediately
before entering the SLEEP mode are held.
Canceling SLEEP mode
The SLEEP mode is canceled by inputting the reset signal and requesting an interrupt.
When the reset signal is input during the SLEEP mode, the CPU is switched to the reset state and the
SLEEP mode is canceled.
When an interrupt higher than level 11 is requested from a resource during the SLEEP mode, the
SLEEP mode is canceled.
When the I flag and IL bit are enabled like an ordinary interrupt after canceling, the CPU executes the
interrupt processing. When they are disabled, the CPU executes the interrupt processing from the
instruction next to the one before entering the SLEEP mode.
相关PDF资料 |
PDF描述 |
|---|---|
| MB89195PF | 8-BIT, MROM, 4.2 MHz, MICROCONTROLLER, PDSO28 |
| MB89152APF | 8-BIT, MROM, MICROCONTROLLER, PQFP80 |
| MB89P155PF-105 | 8-BIT, OTPROM, MICROCONTROLLER, PQFP80 |
| MD2202-D192 | FLASH MEMORY DRIVE CONTROLLER, PDIP32 |
| M38022M4-XXXSP | 8-BIT, MROM, MICROCONTROLLER, PDIP64 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| MB89T637R-101P-G-SH | 制造商:FUJITSU 功能描述: |
| MB89T637R-102P-G-SH-E1 | 制造商:FUJITSU 功能描述: |
| MB89T715APF-G-BND-T | 制造商:FUJITSU 功能描述: |
| MB8A3A2HR | 制造商:Kessler-Ellis Products 功能描述: |
| MB8AA0510RBC-GE1 | 功能描述:IC 10 GIGABIT ETHER INTER RoHS:是 类别:集成电路 (IC) >> 接口 - 电信 系列:- 产品培训模块:Lead (SnPb) Finish for COTS 产品变化通告:Product Discontinuation 06/Feb/2012 标准包装:750 系列:* |
发布紧急采购，3分钟左右您将得到回复。