- 您现在的位置：买卖IC网 > PDF目录132964 > MB90561PFM 16-BIT, MROM, 16 MHz, MICROCONTROLLER, PQFP64 PDF资料下载
参数资料
| 型号： | MB90561PFM |
| 元件分类： | 微控制器/微处理器 |
| 英文描述： | 16-BIT, MROM, 16 MHz, MICROCONTROLLER, PQFP64 |
| 封装： | 0.65 MM PITCH, PLASTIC, LQFP-64 |
| 文件页数： | 28/91页 |
| 文件大小： | 931K |
| 代理商： | MB90561PFM |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页当前第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页
MB90560/565 Series
34
3.
Watchdog Timer
The watchdog timer is a timer/counter used to detect faults such as program runaway.
The watchdog timer is a 2-bit counter that counts the clock signal from the timebase timer or clock timer.
Once started, the watchdog timer must be cleared before the 2-bit counter overflows. If an overflow occurs,
the CPU is reset.
Interval time for the watchdog timer
Notes :
The difference between the maximum and minimum watchdog timer interval times is due to the timing when
the counter is cleared.
As the watchdog timer is a 2-bit counter that counts the carry-up signal from the timebase timer or clock
timer, clearing the timebase timer (when operating on HCLK) or the clock timer (when operating on SCLK)
lengthens the time until the watchdog timer reset is generated.
Watchdog timer count clock
Events that stop the watchdog timer
1 : Stop due to a power-on reset
2 : Watchdog reset
Events that clear the watchdog timer
1 : External reset input from the RST pin.
2 : Writing “0” to the software reset bit.
3 : Writing “0” to the watchdog control bit (second and subsequent times) .
4 : Changing to sleep mode (clears the watchdog timer and temporarily halts the count) .
5 : Changing to timebase timer mode (clears the watchdog timer and temporarily halts the count) .
6 : Changing to stop mode (clears the watchdog timer and temporarily halts the count) .
HCLK : Oscillation Clock (4 MHz)
Min.
Max.
Clock Period
Approx. 3.58 ms
Approx. 4.61 ms
214
± 211 / HCLK
Approx. 14.33 ms
Approx. 18.30 ms
216
± 213 / HCLK
Approx. 57.23 ms
Approx. 73.73 ms
218
± 215 / HCLK
Approx. 458.75 ms
Approx. 589.82 ms
218
± 215 / HCLK
WTC : WDCS
HCLK : Oscillation clock
PCLK : PLL clock
“0”
Prohibited setting
“1”
Count the timebase timer output.
相关PDF资料 |
PDF描述 |
|---|---|
| MB90561P | 16-BIT, MROM, 16 MHz, MICROCONTROLLER, PDIP64 |
| MB90F543PFV | 16-BIT, FLASH, 16 MHz, MICROCONTROLLER, PQFP100 |
| MPC7410TRX500LE | 32-BIT, 500 MHz, RISC PROCESSOR, CBGA360 |
| MC68HC908QY4CP | 8-BIT, FLASH, 8 MHz, MICROCONTROLLER, PDIP16 |
| MC68HC908QY4MDT | 8-BIT, FLASH, 8 MHz, MICROCONTROLLER, PDSO16 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| MB90562 | 制造商:FUJITSU 制造商全称:Fujitsu Component Limited. 功能描述:16-bit Proprietary Microcontrollers |
| MB90562A | 制造商:FUJITSU 制造商全称:Fujitsu Component Limited. 功能描述:16-bit Proprietary Microcontrollers |
| MB90562AP | 制造商:FUJITSU 制造商全称:Fujitsu Component Limited. 功能描述:16-bit Proprietary Microcontrollers |
| MB90562APF | 制造商:FUJITSU 制造商全称:Fujitsu Component Limited. 功能描述:16-bit Proprietary Microcontrollers |
| MB90562APFM | 制造商:FUJITSU 制造商全称:Fujitsu Component Limited. 功能描述:16-bit Proprietary Microcontrollers |
发布紧急采购，3分钟左右您将得到回复。