- 您现在的位置：买卖IC网 > PDF目录16881 > MC15XS3400CPNAR2 (Freescale Semiconductor)IC SWITCH HIGH SIDE QUAD 24-QFN PDF资料下载
参数资料
| 型号： | MC15XS3400CPNAR2 |
| 厂商： | Freescale Semiconductor |
| 文件页数： | 38/52页 |
| 文件大小： | 0K |
| 描述： | IC SWITCH HIGH SIDE QUAD 24-QFN |
| 标准包装： | 1,200 |
| 类型： | 高端开关 |
| 输出数： | 4 |
| Rds（开）： | 15 毫欧 |
| 内部开关： | 是 |
| 电流限制： | 5A |
| 输入电压： | 6 V ~ 20 V |
| 工作温度： | -40°C ~ 125°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 24-PowerQFN |
| 供应商设备封装： | 24-PQFN（12x12） |
| 包装： | 带卷 (TR) |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页当前第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页
FUNCTIONAL DEVICE OPERATION
LOGIC COMMANDS AND REGISTERS
The GCR register disables the over-voltage protection
Table 19. Over-current Mode Selection
(D0). When this bits is [0], the over-voltage is enabled (default
value).
OC_mode_s (D0)
Over-current Mode
0
1
only inrush current management (default)
inrush current and bulb cooling management
ADDRESS 00111 — CALIBRATION REGISTER
(CALR)
The CALR register allows the MCU to calibrate internal
ADDRESS 00101 — GLOBAL CONFIGURATION
REGISTER (GCR)
The GCR register allows the MCU to configure the device
through the SPI.
Bit D8 allows the MCU to enable or disable the V DD failure
detector. A logic [1] on VDD_FAIL_en bit allows transitioning
to Fail-safe mode for V DD < V DD(FAIL).
Bit D7 allows the MCU to enable or disable the PWM
module. A logic [1] on PWM_en bit allows control of the
outputs HS[0:3] with PWMR register (the direct input states
are ignored).
Bit D6 (CLOCK_sel) allows to select the clock used as
reference by PWM module, as described in the following
Table 20. PWM Module Selection
SERIAL OUTPUT COMMUNICATION (DEVICE
STATUS RETURN DATA)
When the CS pin is pulled low, the output register is
loaded. Meanwhile, the data is clocked out MSB- (OD15-)
first as the new message data is clocked into the SI pin. The
first sixteen bits of data clocking out of the SO, and following
a CS transition, is dependent upon the previously written SPI
word.
Any bits clocked out of the Serial Output (SO) pin after the
first 16 bits will be representative of the initial message bits
clocked into the SI pin since the CS pin first transitioned to a
logic [0]. This feature is useful for daisy-chaining devices as
well as message verification.
A valid message length is determined following a CS
transition of [0] to [1]. If there is a valid message length, the
data is latched into the appropriate registers. A valid
PWM_en (D7) CLOCK_sel (D6)
PWM module
message length is a multiple of 16 bits. At this time, the SO
pin is tri-stated and the fault status register is now able to
0
1
1
X
0
1
PWM module disabled
(default)
PWM module enabled with
external clock from IN0
PWM module enabled with
accept new fault status information.
SO data will represent information ranging from fault
status to register contents, user selected by writing to the
STATR bits OD4, OD3, OD2, OD1, and OD0. The value of
the previous bits SOA4 and SOA3 will determine which
internal calibrated clock
Bits D5:D4 allow the MCU to select one of two analog
Table 21. CSNS Reporting Selection
output the SO information applies to for the registers which
are output specific; viz., Fault, PWMR, CONFR0, CONFR1
and OCR registers.
Note that the SO data will continue to reflect the
information for each output (depending on the previous
SOA4, SOA3 state) that was selected during the most recent
TEMP_en CSNS_en
(D5) (D4)
CSNS reporting
STATR write until changed with an updated STATR write.
The output status register correctly reflects the status of
0
X
1
0
1
0
CSNS tri-stated (default)
current recopy of selected output (D3:2] bits)
temperature on GND flag
the STATR-selected register data at the time that the CS is
pulled to a logic [0] during SPI communication, and/or for the
period of time since the last valid SPI communication, with
the following exception:
? The previous SPI communication was determined to be
Table 22. Output Current Recopy Selection
invalid. In this case, the status will be reported as
though the invalid SPI communication never occurred.
CSNS1 (D3)
0
0
1
1
CSNS0 (D2)
0
1
0
1
CSNS reporting
HS0 (default)
HS1
HS2
HS3
? The VPWR voltage is below 4.0 V, the status must be
ignored by the MCU.
SERIAL OUTPUT BIT ASSIGNMENT
The 16 bits of serial output data depend on the previous
serial input message, as explained in the following
15XS3400
Analog Integrated Circuit Device Data
38
Freescale Semiconductor
相关PDF资料 |
PDF描述 |
|---|---|
| IRAUDAMP5 | BOARD DEMO IRS2092S/IRF6645 |
| 222A174-4/42-0 | BOOT MOLDED |
| SP1008R-182K | INDUCTOR PWR SHIELDED 1.80UH SMD |
| FFMD-10-T-02.00-01-N | CABLE ASSEM .05" 20POS M-F 2" |
| VI-J3Y-EW | CONVERTER MOD DC/DC 3.3V 66W |
相关代理商/技术参数 |
参数描述 |
|---|---|
| MC15XS3400DHFK | 功能描述:电源开关 IC - 配电 Eswitch Gen3 15 RoHS:否 制造商:Exar 输出端数量:1 开启电阻（最大值）:85 mOhms 开启时间（最大值）:400 us 关闭时间（最大值）:20 us 工作电源电压:3.2 V to 6.5 V 电源电流（最大值）: 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:SOT-23-5 |
| MC15XS3400DHFKR2 | 制造商:Freescale Semiconductor 功能描述:Power Switch Hi Side 6A 24-Pin QFN EP T/R 制造商:Freescale Semiconductor 功能描述:ESWITCH GEN3 15 - Tape and Reel 制造商:Freescale Semiconductor 功能描述:IC SWITCH HIGH SIDE QUAD 24PQFN 制造商:Freescale Semiconductor 功能描述:Eswitch Gen3 15 |
| MC15XS3400DPNA | 功能描述:电源开关 IC - 配电 Eswitch Gen3 15 RoHS:否 制造商:Exar 输出端数量:1 开启电阻（最大值）:85 mOhms 开启时间（最大值）:400 us 关闭时间（最大值）:20 us 工作电源电压:3.2 V to 6.5 V 电源电流（最大值）: 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:SOT-23-5 |
| MC15XS3400DPNAR2 | 功能描述:电源开关 IC - 配电 Eswitch Gen3 15 RoHS:否 制造商:Exar 输出端数量:1 开启电阻（最大值）:85 mOhms 开启时间（最大值）:400 us 关闭时间（最大值）:20 us 工作电源电压:3.2 V to 6.5 V 电源电流（最大值）: 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:SOT-23-5 |
| MC-16 | 功能描述:TERM BARRIER 16CIRC DUAL ROW RoHS:是 类别:连接器，互连式 >> 接线座 - 隔板块 系列:M 标准包装:10 系列:Beau™ 38780 端接块类型:阻隔块 电路数:15 导线入口数目:30 间距:0.438"（11.12mm） 行数:2 电流:15A 电压:300V 线规:14-22 AWG 顶部端子:螺钉 底部端子:焊片 阻挡层类型:双壁（双） 特点:法兰 颜色:黑 包装:散装 安装类型:通孔 工作温度:- 材料 - 绝缘体:聚对苯二甲酸丁二酯（PBT），玻璃纤维增强型 材料可燃性额定值:UL94 V-0 其它名称:038780-111538780-1115387801115 |
发布紧急采购，3分钟左右您将得到回复。