- 您现在的位置：买卖IC网 > PDF目录1948 > MC33780EG (Freescale Semiconductor)IC DBUS MASTER DUAL DIFF 16-SOIC PDF资料下载
参数资料
| 型号： | MC33780EG |
| 厂商： | Freescale Semiconductor |
| 文件页数： | 26/37页 |
| 文件大小： | 0K |
| 描述： | IC DBUS MASTER DUAL DIFF 16-SOIC |
| 标准包装： | 47 |
| 系列： | * |
| 类型： | * |
| 应用： | * |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 16-SOIC（0.295"，7.50mm 宽） |
| 供应商设备封装： | 16-SOIC W |
| 包装： | 管件 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页当前第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页
Analog Integrated Circuit Device Data
32
Freescale Semiconductor
33780
FUNCTIONAL DEVICE OPERATION
LOGIC COMMANDS AND REGISTERS
SWLEN[3:0]–Short Word Length in Bits
These bits specify the bit length of the short word
command that will be sent onto the specified DBUS channel.
The reset value for these bits is 1000 (8 bits), which is the
default DSI value. Allowed SWLEN[3:0] values range from
8 bits to 15 bits. If an attempt is made to write a value that is
less than 8 bits, a 1 is automatically written to SWLEN3,
thereby making the register value greater than or equal to 8
bits.
Note If a SWLEN[3:0] value greater than 8 bits is chosen,
it is necessary to write a full 8 bits into both the DnL and DnH
registers with an SPI command, even though there will be
some MSBs of DnH that are not sent out on the DBUS.
Similarly, to read the data back onto the SPI, it is necessary
to read the full DnL and DnH registers, ignoring unused DnH
bits.
The SWLEN3 bit is not used, since words less than 8 bits
are not allowed. When reading the SWLEN3, bit 0 is always
return; however, the logic interprets the bit as if it were a 1.
CRCLEN[3:0]–CRC Length in Bits
These bits specify the bit length of CRCs that are sent out
with commands and read back in. The length is valid for both
short and long word commands. The reset value for these
bits is 0100 (4 bits), which is the default DSI value. Allowed
CRCLEN[3:0] values range from 0 bits (no CRC) to 8 bits. If
an attempt is made to write a value that is greater than 8 bits,
the value 8 (1000) is automatically written into this register.
The CRCLEN[3:0] value overrides the CRCPOLY and
CRCSEED bit values that are beyond what the CRCLEN[3:0]
specifies.
DnSSCTRL REGISTERS
These registers control the operation of the spread
spectrum circuits.
A write to the register will abort any current activity on the
bus. Any bit changes will take place on the next DBUS
transaction following the conclusion of the SPI write to this
register. The bit assignments are shown in Figure 33.
Figure 33. Dn Spread Spectrum Control Register Bit Assignments
SSEN–Spread Spectrum Enable for Channel n
This bit enables spread spectrum on the particular channel
that is specified. With deviation enabled, the DBUS bit
periods will be pseudo-randomly varied from one bit to the
next, while keeping the time between successive Frame
edges constant. The DBUS data rate will be controlled by a
programmable PLL loop, rather than the 4.0 MHz external
clock.
PLLOFF–Spread Spectrum PLL Disable for Channel n
This bit disables the PLL loop updating of the DBUS
frequency. The PLL adjusts the spread spectrum frequency
up and down by comparing it to a divided down version of the
external 4.0 MHz clock. If the internal spread spectrum clock
is stable, then it is useful to be able to turn off the PLL
updates, thus avoiding clock jitter. In order to change the
frequency of the PLL, PLLOFF must be reset. A write
operation to the frequency offset registers is not allowed
while PLLOFF is set.
PRBS[1:0]–Pseudo-Random Binary Sequence
Register Length for Channel n
These bits control the length of the Pseudo-Random
Binary Sequence register (PRBS). The PRBS is used to
randomize the DBUS spread spectrum frequencies, and
choosing different lengths will change the XOR tap position
on the PRBS. The following Table 11 describes the bit
encoding of this field.
SPI Data Bit
Bit 7
6
5
4
3
2
1
0
Read/Write
0
SSEN
PLLOFF
PRBS1
PRBS0
DEV1
DEV0
Reset
0
Table 11. PRBS Bit Encoding
PRBS[1:0]
PRBS Reg
Length
XOR Input A
XOR Input B
00
6
5
4
01
7
6
5
10
11
10
8
11
15
14
13
相关PDF资料 |
PDF描述 |
|---|---|
| MC33790DW | IC DSI 2-CHAN INTERFACE 16-SOIC |
| MC33794EKR2 | IC SENSOR ELECTRIC FIELD 54SOICW |
| MC33889BDW | IC SYSTEM BASE W/CAN 28-SOIC |
| MC33889DPEG | IC SYSTEM BASE W/CAN 28SOIC |
| MC33972TEWR2 | IC SWITCH DETECT SPI 32-SOIC |
相关代理商/技术参数 |
参数描述 |
|---|---|
| MC33780EGR2 | 功能描述:IC DBUS MASTER DUAL DIFF 16-SOIC RoHS:是 类别:集成电路 (IC) >> 专用 IC 系列:* 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:1 系列:- 类型:调帧器 应用:数据传输 安装类型:表面贴装 封装/外壳:400-BBGA 供应商设备封装:400-PBGA（27x27） 包装:散装 |
| MC33790DW | 功能描述:IC DSI 2-CHAN INTERFACE 16-SOIC RoHS:否 类别:集成电路 (IC) >> 接口 - 传感器和探测器接口 系列:- 其它有关文件:Automotive Product Guide 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:74 系列:- 类型:触控式传感器 输入类型:数字 输出类型:数字 接口:JTAG，串行 电流 - 电源:100µA 安装类型:表面贴装 封装/外壳:20-TSSOP（0.173"，4.40mm 宽） 供应商设备封装:20-TSSOP 包装:管件 |
| MC33790HEG | 功能描述:接口 - 专用 DISTRIB SYS INTRFC RoHS:否 制造商:Texas Instruments 产品类型:1080p60 Image Sensor Receiver 工作电源电压:1.8 V 电源电流:89 mA 最大功率耗散: 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:BGA-59 |
| MC33790HEGR2 | 功能描述:接口 - 专用 DISTRIB SYS INTRFC RoHS:否 制造商:Texas Instruments 产品类型:1080p60 Image Sensor Receiver 工作电源电压:1.8 V 电源电流:89 mA 最大功率耗散: 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:BGA-59 |
| MC33793D | 功能描述:IC DSI SLAVE FOR R-SENSE 16-SOIC RoHS:否 类别:集成电路 (IC) >> 接口 - 传感器和探测器接口 系列:- 其它有关文件:Automotive Product Guide 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:74 系列:- 类型:触控式传感器 输入类型:数字 输出类型:数字 接口:JTAG，串行 电流 - 电源:100µA 安装类型:表面贴装 封装/外壳:20-TSSOP（0.173"，4.40mm 宽） 供应商设备封装:20-TSSOP 包装:管件 |
发布紧急采购，3分钟左右您将得到回复。