收藏本站
参数资料
型号： MC56F8357VPY60
厂商： FREESCALE SEMICONDUCTOR INC
元件分类： 数字信号处理
英文描述： 16-BIT, 120 MHz, OTHER DSP, PQFP160
封装： PLASTIC, LQFP-160
文件页数： 109/177页
文件大小： 4091K
代理商： MC56F8357VPY60
Signal Pins
56F8357 Technical Data, Rev. 15
Freescale Semiconductor
37
Preliminary
TD0
(GPIOE10)
129
B10
Schmitt
Input/
Output
Schmitt
Input/
Output
Input,
pull-up
enabled
TD0 - 3 — Timer D, Channels 0, 1, 2 and 3
Port E GPIO — These GPIO pins can be individually
programmed as input or output pins.
At reset, these pins default to Timer functionality.
To deactivate the internal pull-up resistor, clear the appropriate
bit of the GPIOE_PUR register. See Part 6.5.6 for details.
TD1
(GPIOE11)
130
A10
TD2
(GPIOE12)
131
D10
TD3
(GPIOE13)
132
E10
IRQA
65
K9
Schmitt
Input
Input,
pull-up
enabled
External Interrupt Request A and B — The IRQA and IRQB
inputs are asynchronous external interrupt requests during
Stop and Wait mode operation. During other operating modes,
they are synchronized external interrupt requests, which
indicate an external device is requesting service. They can be
programmed to be level-sensitive or negative-edge triggered.
To deactivate the internal pull-up resistor, set the IRQ bit in the
SIM_PUDR register. See Part 6.5.6 for details.
IRQB
66
P9
RESET
98
J14
Schmitt
Input
Input,
pull-up
enabled
Reset — This input is a direct hardware reset on the
processor. When RESET is asserted low, the device is
initialized and placed in the reset state. A Schmitt trigger input
is used for noise immunity. When the RESET pin is
deasserted, the initial chip operating mode is latched from the
EXTBOOT pin. The internal reset signal will be deasserted
synchronous with the internal clocks after a fixed number of
internal clocks.
To ensure complete hardware reset, RESET and TRST should
be asserted together. The only exception occurs in a
debugging environment when a hardware device reset is
required and the JTAG/EOnCE module must not be reset. In
this case, assert RESET but do not assert TRST.
Note: The internal Power-On Reset will assert on initial
power-up.
To deactivate the internal pull-up resistor, set the RESET bit in
the SIM_PUDR register. See Part 6.5.6 for details.
RSTO
97
J13
Output
Reset Output — This output reflects the internal reset state of
the chip.
Table 2-2 Signal and Package Information for the 160-Pin LQFP and MBGA
Signal
Name
Pin
No.
Ball No.
Type
State
During
Reset
Signal Description
Because
of
an
order
from
the
United
States
International
Trade
Commission,
BGA-packaged
product
lines
and
part
numbers
indicated
here
currently
are
not
available
from
Freescale
for
import
or
sale
in
the
United
States
prior
to
September
2010:
MC56F8357,
MC56F8157
相关PDF资料
PDF描述
MC56F8166VFV 16-BIT, 120 MHz, OTHER DSP, PQFP144
MC56F8366MFVE 16-BIT, 120 MHz, OTHER DSP, PQFP144
MC56F8366VFVE 16-BIT, 120 MHz, OTHER DSP, PQFP144
MC56F8366VFV60 16-BIT, 120 MHz, OTHER DSP, PQFP144
MC56F8335MFGE 4-BIT, 120 MHz, OTHER DSP, PQFP128
相关代理商/技术参数
参数描述
MC56F8357VPYE 功能描述:数字信号处理器和控制器 - DSP, DSC 16 BIT HYBRID CNTRLR RoHS:否 制造商:Microchip Technology 核心:dsPIC 数据总线宽度:16 bit 程序存储器大小:16 KB 数据 RAM 大小:2 KB 最大时钟频率:40 MHz 可编程输入/输出端数量:35 定时器数量:3 设备每秒兆指令数:50 MIPs 工作电源电压:3.3 V 最大工作温度:+ 85 C 封装 / 箱体:TQFP-44 安装风格:SMD/SMT
MC56F8357VVF 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:16-bit Digital Signal Controllers
MC56F8357VVFE 功能描述:数字信号处理器和控制器 - DSP, DSC 16 BIT HYBRID CNTRLR RoHS:否 制造商:Microchip Technology 核心:dsPIC 数据总线宽度:16 bit 程序存储器大小:16 KB 数据 RAM 大小:2 KB 最大时钟频率:40 MHz 可编程输入/输出端数量:35 定时器数量:3 设备每秒兆指令数:50 MIPs 工作电源电压:3.3 V 最大工作温度:+ 85 C 封装 / 箱体:TQFP-44 安装风格:SMD/SMT
MC56F8357VVFEJ 制造商:Freescale Semiconductor 功能描述:16 BIT HYBRID CONTROLLER - Bulk
MC56F8365 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:16-bit Digital Signal Controllers
发布紧急采购，3分钟左右您将得到回复。

采购需求

(若只采购一条型号，填写一行即可)

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

*型号 *数量 厂商 批号 封装
添加更多采购

我的联系方式

*
*
*