- 您现在的位置：买卖IC网 > PDF目录98011 > MC68838FCC (MOTOROLA INC) 1 CHANNEL(S), 125M bps, FDDI CONTROLLER, CQFP120 PDF资料下载
参数资料
| 型号： | MC68838FCC |
| 厂商： | MOTOROLA INC |
| 元件分类： | 微控制器/微处理器 |
| 英文描述： | 1 CHANNEL(S), 125M bps, FDDI CONTROLLER, CQFP120 |
| 封装： | CERAMIC, QFP-120 |
| 文件页数： | 12/100页 |
| 文件大小： | 465K |
| 代理商： | MC68838FCC |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页当前第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页
MOTOROLA
MC68838 USER’S MANUAL
2-7
This logic block is connected to the receive data path to be able to load a bid time
register from claim frames that are being received. ln addition, it receives signals to
enable/disable the TVX timer and to reset the TVX timer from the receiver FSM. Its only
outputs (other than to the NPI) are TRT expired, TVX expired, THT expired, and
LATE_CT equals zero interrupts.
2.3.7 Transmit Data Latch (and Repeat Function)
This logic block contains the repeat function and multiplexes the repeat path with
FRAME_DATA from the send frame logic block. The repeat function reads symbol pairs
from the receive data path and repeats them to the ELM. Usually this logic transmits the
symbol pair just received, but when receiving the FS indicators, the logic may need to
modify the received R and S symbols according to the values in the frame status logic
and the values in the register associated with repeating additional FS symbols. Also, this
logic selectively replaces the last symbol pair with an IDLE symbol pair when a frame is
detected as a fragment.
2.4 TEST AND CLOCK LOGIC
The MAC supports complete boundary scan testing and random access reading of
almost all of the internal chip state through the NPI. Boundary scanning means that
every signal on this chip (other than the
MATCH signal, the test signals, and clocks) has
an associated scan latch that enables the testing interface to serially shift in an arbitrary
bit pattern to be used for the corresponding input or output signal and to shift out the
values of these signals while holding the clock. The MAC also has a built-in self-test
capability.
ARCHIVE
INFORMA
TION
ARCHIVE
INFORMA
TION
相关PDF资料 |
PDF描述 |
|---|---|
| MC68EC020FG | 32-BIT, 25 MHz, MICROCONTROLLER, PQFP100 |
| MC68HC05CC1P | 8-BIT, MROM, 4.2 MHz, MICROCONTROLLER, PDIP40 |
| MC68HC05CC2B | 8-BIT, MROM, 4.2 MHz, MICROCONTROLLER, PDIP42 |
| MC68HC05CT4FN | 8-BIT, MROM, 2.048 MHz, MICROCONTROLLER, PQCC44 |
| MC68HC05J1P | 8-BIT, MROM, 2.1 MHz, MICROCONTROLLER, PDIP20 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| MC68840FE25B | 制造商:Motorola Inc 功能描述:68840FE25B |
| MC68840FE-25B | 制造商:Motorola Inc 功能描述:68840FE-25B |
| MC6885 | 制造商:MOTOROLA 制造商全称:Motorola, Inc 功能描述:HEX THREE-STATE BUFFER/INVERTERS |
| MC68851 | 制造商:MOTOROLA 制造商全称:Motorola, Inc 功能描述:32-Bit Paged Memory Management Unit |
| MC6885L | 制造商:MOTOROLA 制造商全称:Motorola, Inc 功能描述:HEX THREE-STATE BUFFER/INVERTERS |
发布紧急采购，3分钟左右您将得到回复。