- 您现在的位置：买卖IC网 > PDF目录98011 > MC68838FCC (MOTOROLA INC) 1 CHANNEL(S), 125M bps, FDDI CONTROLLER, CQFP120 PDF资料下载
参数资料
| 型号： | MC68838FCC |
| 厂商： | MOTOROLA INC |
| 元件分类： | 微控制器/微处理器 |
| 英文描述： | 1 CHANNEL(S), 125M bps, FDDI CONTROLLER, CQFP120 |
| 封装： | CERAMIC, QFP-120 |
| 文件页数： | 5/100页 |
| 文件大小： | 465K |
| 代理商： | MC68838FCC |
第1页第2页第3页第4页当前第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页
1-2
MC68838 USER’S MANUAL
MOTOROLA
1.1 OVERVIEW
The MAC chip transmits information to and receives information from the physical layer
as a symbol pair every 80 ns, where a symbol is either a nibble (4 bits) of data or a
control symbol. lt does this using separate transmit and receive buses, each composed
of 10 data signal lines. Transfers on the FSI transmit and receive buses are synchronous
with the 80-ns clock (BYTCLK). The MAC chip also has an NPI enabling an external
processor to read and write registers, which allows the processor full control of
management facilities.
1.2 CHIP FEATURES
The following is a list of the MAC chip's features:
Completely Implements the ANSI FDDI MAC Standard
Independent Receive and Transmit Data Paths and State Machines Can
Simultaneously Generate and Check CRC
Supports 16-Bit or 48-Bit Individual Station Addresses On Chip
Contains an Interface to a CAM for Individual and Multicast Address Recognition
Supports Several Bridging Facilities:
— Can Reverse Bit Ordering on DA and SA
— Contains Count and Void Frame Bridge Stripping Algorithm On Chip
— Allows Generating Frame CRC on per Frame Basis
— Supports A and C Bit Handling for Transparent Bridging Mode
— Supports Extended Address Recognition Timing for Address Recognition
Supports Optional FDDI Standard Capabilities Such As:
— Receipt of Additional Frame Status Indicators
— Restricted Tokens
— Synchronous Frames
On-Chip Counters Support Station and Network Management Functions
— Token Counter
— Frame Counter
— Last Frame and Error Counter
— Void Timer for Latency Calculations
Contains an NPI
Contains Extensive Self-Test Capabilities, Scan Path Logic, and Data Parity
Generation and Checking
High-Speed CMOS Technology
ARCHIVE
INFORMA
TION
ARCHIVE
INFORMA
TION
相关PDF资料 |
PDF描述 |
|---|---|
| MC68EC020FG | 32-BIT, 25 MHz, MICROCONTROLLER, PQFP100 |
| MC68HC05CC1P | 8-BIT, MROM, 4.2 MHz, MICROCONTROLLER, PDIP40 |
| MC68HC05CC2B | 8-BIT, MROM, 4.2 MHz, MICROCONTROLLER, PDIP42 |
| MC68HC05CT4FN | 8-BIT, MROM, 2.048 MHz, MICROCONTROLLER, PQCC44 |
| MC68HC05J1P | 8-BIT, MROM, 2.1 MHz, MICROCONTROLLER, PDIP20 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| MC68840FE25B | 制造商:Motorola Inc 功能描述:68840FE25B |
| MC68840FE-25B | 制造商:Motorola Inc 功能描述:68840FE-25B |
| MC6885 | 制造商:MOTOROLA 制造商全称:Motorola, Inc 功能描述:HEX THREE-STATE BUFFER/INVERTERS |
| MC68851 | 制造商:MOTOROLA 制造商全称:Motorola, Inc 功能描述:32-Bit Paged Memory Management Unit |
| MC6885L | 制造商:MOTOROLA 制造商全称:Motorola, Inc 功能描述:HEX THREE-STATE BUFFER/INVERTERS |
发布紧急采购，3分钟左右您将得到回复。