- 您现在的位置：买卖IC网 > PDF目录98011 > MC68838FCC (MOTOROLA INC) 1 CHANNEL(S), 125M bps, FDDI CONTROLLER, CQFP120 PDF资料下载
参数资料
| 型号： | MC68838FCC |
| 厂商： | MOTOROLA INC |
| 元件分类： | 微控制器/微处理器 |
| 英文描述： | 1 CHANNEL(S), 125M bps, FDDI CONTROLLER, CQFP120 |
| 封装： | CERAMIC, QFP-120 |
| 文件页数： | 18/100页 |
| 文件大小： | 465K |
| 代理商： | MC68838FCC |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页当前第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页
3- 4
MC68838 USER’S MANUAL
MOTOROLA
Whenever the NP attempts to write to a nonexistent register, a read-only register, a read-
only/clear register, or a read/control write register when the FSMs are on, then the MAC
completes the NP write cycle normally (though no registers are modified) and records the
event by setting the NP_ERR bit.
All unused bits (i.e., undefined bits) in the MAC registers are read as zero and are ignored
when written. However, software should always write these unused bits as zeros and
should assume that these bits have unpredictable values upon reading.
All timing values are stored as the unsigned twos complements of the target or as
remaining time in octets (i.e., 80-ns units). Hence, the numerically greater magnitude
represents the shortest time remaining. For example, if the TVX timer has 240 ns left until
expiration, the time remaining would be three octets, and the 16-bit TVX register would
contain 1111 1111 1111 1101.
3.2 CONTROL AND STATUS REGISTERS
There are two control registers and two status registers for receive and transmit functions.
3.2.1 Control Register A (MAC_CNTRL_A)
Control register A controls the receiver portion of the MAC and a few joint
receiver/transmitter aspects. The NP can read and write control register A at any time. The
MAC chip never modifies this register. It is cleared on power-up reset and unaffected by a
MAC_Reset.
2
1413121110
9
8
MAC_ON
SET_BIT_5
SET_BIT_4
REVERSE_
ADDR
FLUSH_SA47
COPY_ALL
COPY_OWN
76543210
COPY_EXTRA_SMT
COPY_IND_
LLC
COPY_GRP_
LLC
DSABL_
BRDCST
RUN_BIST
RX_PARITY
NTE_AL_FRMS
MAC_ON—MAC On
This bit turns the receiver/transmitter FSM on or off. When set to one, the receiver finite
state machine transitions to the listen state (state R0) and the transmitter finite state
machine transitions to the Tx_Idle state (state T0).
0 = Both the receiver and transmitter FSM are turned off. When in this state, the MAC
receiver/transmitter ignores all inputs and stays in this state until MAC_ON is set.
When they are operating, the receiver and transmitter can be turned off at any
time by clearing this bit. (No timers are running).
1 = The receiver and transmitter finite state machines are operating and can be in
any of the states R0–R5 or T0–T5, respectively, or in the FDX states (All timers
are running).
ARCHIVE
INFORMA
TION
ARCHIVE
INFORMA
TION
相关PDF资料 |
PDF描述 |
|---|---|
| MC68EC020FG | 32-BIT, 25 MHz, MICROCONTROLLER, PQFP100 |
| MC68HC05CC1P | 8-BIT, MROM, 4.2 MHz, MICROCONTROLLER, PDIP40 |
| MC68HC05CC2B | 8-BIT, MROM, 4.2 MHz, MICROCONTROLLER, PDIP42 |
| MC68HC05CT4FN | 8-BIT, MROM, 2.048 MHz, MICROCONTROLLER, PQCC44 |
| MC68HC05J1P | 8-BIT, MROM, 2.1 MHz, MICROCONTROLLER, PDIP20 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| MC68840FE25B | 制造商:Motorola Inc 功能描述:68840FE25B |
| MC68840FE-25B | 制造商:Motorola Inc 功能描述:68840FE-25B |
| MC6885 | 制造商:MOTOROLA 制造商全称:Motorola, Inc 功能描述:HEX THREE-STATE BUFFER/INVERTERS |
| MC68851 | 制造商:MOTOROLA 制造商全称:Motorola, Inc 功能描述:32-Bit Paged Memory Management Unit |
| MC6885L | 制造商:MOTOROLA 制造商全称:Motorola, Inc 功能描述:HEX THREE-STATE BUFFER/INVERTERS |
发布紧急采购，3分钟左右您将得到回复。