- 您现在的位置：买卖IC网 > PDF目录69028 > MC68HC05BS8FB (FREESCALE SEMICONDUCTOR INC) 8-BIT, MROM, 2.2 MHz, MICROCONTROLLER, PQFP44 PDF资料下载
参数资料
| 型号： | MC68HC05BS8FB |
| 厂商： | FREESCALE SEMICONDUCTOR INC |
| 元件分类： | 微控制器/微处理器 |
| 英文描述： | 8-BIT, MROM, 2.2 MHz, MICROCONTROLLER, PQFP44 |
| 封装： | PLASTIC, QFP-44 |
| 文件页数： | 65/128页 |
| 文件大小： | 9691K |
| 代理商： | MC68HC05BS8FB |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页当前第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页第107页第108页第109页第110页第111页第112页第113页第114页第115页第116页第117页第118页第119页第120页第121页第122页第123页第124页第125页第126页第127页第128页
MC68HC05BS8
RESETS AND INTERRUPTS
5
next pulse should not occur until the MCU software has exited the routine (an RTI occurs). The
second conguration shows several interrupt lines wired-OR to perform the interrupt at the
processor. Thus, if the interrupt lines remain low after servicing one interrupt, the next interrupt is
recognized.
Note:
The internal interrupt latch is cleared in the rst part of the service routine; therefore,
one (and only one) external interrupt pulse could be latched during tILIL and serviced
as soon as the I-bit is cleared.
5.2.2.2
Sync Signal Processor Interrupt
The CPU will process an Sync Signal Processor VSYNC interrupt if the following conditions are
satised:
1) the I-bit of the CCR is cleared,
2) the VSIE bit of the Interrupt Line Count register (ILCR) is set, and
3) the value of the horizontal line counter matches the value set in the ILCR.
This interrupt will vector to the interrupt service routine located at the address specied by the
contents of $3FF8 and $3FF9. The VSYNC interrupt latch will be cleared automatically by fetching
of these vectors.
Refer to Section 9 for detailed description of Sync Signal Processor.
5.2.2.3
M-Bus Interrupts
The hardware M-Bus interrupt is enabled when the M-Bus Interrupt Enable bit (MIEN) of M-Bus
Control register is set, provided the interrupt mask bit of the Condition Code register is cleared.
The interrupt service routine address is specied by the contents of memory location $3FF2 and
$3FF3.
MIF - M-Bus Interrupt
1 (set)
–
An M-Bus interrupt has occurred.
0 (clear) –
An M-Bus interrupt has not occurred.
When this bit is set, an interrupt is generated to the CPU if MIEN is set. This bit is set when one
of the following events occurs:
1) Completion of one byte of data transfer. It is set at the falling edge of the 9th
clock - MCF set.
Address
bit 7
bit 6
bit 5
bit 4
bit 3
bit 2
bit 1
bit 0
State
on reset
M-Bus Status Register
$001A
MCF
MAAS
MBB
MAL
SIF
SRW
MIF
RXAK 1000 0001
TPG
39
F
re
e
sc
a
le
S
e
m
ic
o
n
d
u
c
to
r,
I
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
n
c
..
.
相关PDF资料 |
PDF描述 |
|---|---|
| MC68HC705C9CFN | 8-BIT, OTPROM, 2 MHz, MICROCONTROLLER, PQCC44 |
| MC68HC705C9FN | 8-BIT, OTPROM, 2 MHz, MICROCONTROLLER, PQCC44 |
| MC68HC705C9P | 8-BIT, OTPROM, 2 MHz, MICROCONTROLLER, PDIP40 |
| MC68HC705E5DW | 8-BIT, OTPROM, 2.1 MHz, MICROCONTROLLER, PDSO28 |
| MC68HC705G1B | 8-BIT, OTPROM, 2.1 MHz, MICROCONTROLLER, PDIP56 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| MC68HC05C0CP | 制造商:Motorola Inc 功能描述: |
| MC68HC05C12 | 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:HCMOS MICROCONTROLLER UNITS |
| MC68HC05C12B | 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:HCMOS MICROCONTROLLER UNITS |
| MC68HC05C12CP | 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:HCMOS MICROCONTROLLER UNITS |
| MC68HC05C12P | 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:HCMOS MICROCONTROLLER UNITS |
发布紧急采购，3分钟左右您将得到回复。