- 您现在的位置：买卖IC网 > PDF目录45223 > MC68HC05SR3CB (MOTOROLA INC) 8-BIT, MROM, 2 MHz, MICROCONTROLLER, PDIP42 PDF资料下载
参数资料
| 型号： | MC68HC05SR3CB |
| 厂商： | MOTOROLA INC |
| 元件分类： | 微控制器/微处理器 |
| 英文描述： | 8-BIT, MROM, 2 MHz, MICROCONTROLLER, PDIP42 |
| 封装： | SDIP-42 |
| 文件页数： | 38/96页 |
| 文件大小： | 612K |
| 代理商： | MC68HC05SR3CB |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页当前第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页
MC68HC05SR3
MOTOROLA
5-7
RESETS AND INTERRUPTS
5
5.2.2.2
External Interrupt 2 (IRQ2)
The port pin PD6 is congured as IRQ2 by setting the IRQ2E bit in the MCR. The external interrupt
IRQ2 behaves similar to IRQ except it is edge-triggered only.
IRQ2E — IRQ2 Enable
1 (set)
–
External interrupt IRQ2 is enabled.
0 (clear) –
External interrupt IRQ2 is disabled.
IRQ2F — IRQ2 Flag clear
This is a write-only bit and always read as “0”.
1 (set)
–
Writing a “1” clears the IRQ2 interrupt latch.
0 (clear) –
Writing a “0” has no effect.
When a negative-edge is sensed on IRQ2 pin, an external interrupt occurs. The actual processor
interrupt is generated only if the I-bit in the CCR is also cleared. When the interrupt is recognized,
the current state of the processor is pushed onto the stack and the I-bit in the CCR is set. This
masks further interrupts until the present one is serviced. The latch for IRQ2 is cleared by reset or
by writing a “1” to the IRQ2F bit in the MCR in the interrupt service routine. The interrupt service
routine address is specied by the contents in $1FF8-$1FF9.
5.2.2.3
Timer Interrupt
The timer interrupt is generated by the 8-bit timer when a timer overow has occurred. The
interrupt enable and ag for the timer interrupt are located in the Timer Control Register.
TIM — Timer Interrupt Mask
1 (set)
–
Timer interrupt is disabled.
0 (clear) –
Timer interrupt is enabled.
Address
bit 7
bit 6
bit 5
bit 4
bit 3
bit 2
bit 1
bit 0
State
on reset
Miscellaneous Control Register
$0C
KBIE
KBIC
INTO
INTE
LVRE
SM
IRQ2F IRQ2E 0001 0000
Address
bit 7
bit 6
bit 5
bit 4
bit 3
bit 2
bit 1
bit 0
State
on reset
Timer Control Register (TCR)
$09
TIF
TIM
TCEX
TINE
PREP
PR2
PR1
PR0
0100 -100
TPG
41
相关PDF资料 |
PDF描述 |
|---|---|
| MC68HC05SR3CP | 8-BIT, MROM, 2 MHz, MICROCONTROLLER, PDIP40 |
| MC68HC705SR3B | 8-BIT, OTPROM, 2 MHz, MICROCONTROLLER, PDIP42 |
| MC68HC05SR3FB | 8-BIT, MROM, 2 MHz, MICROCONTROLLER, PQFP44 |
| MC68HC05SR3P | 8-BIT, MROM, 2 MHz, MICROCONTROLLER, PDIP40 |
| MC68HC705SR3CFB | 8-BIT, OTPROM, 2 MHz, MICROCONTROLLER, PQFP44 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| MC68HC05SU3A | 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:Fully static chip design featuring the industry standard 8-bit M68HC05 core |
| MC68HC05T16 | 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:High-density complementary metal oxide semiconductor (HCMOS) microcontroller unit |
| MC68HC05V12 | 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:HCMOS Microcontreller Unit |
| MC68HC05V12CFN | 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:General Release Specification |
| MC68HC05X16 | 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:High-density complementary metal oxide semiconductor HCMOS) microcontroller unit |
发布紧急采购，3分钟左右您将得到回复。