- 您现在的位置：买卖IC网 > PDF目录69027 > MC68HC08AS20CFN (MOTOROLA INC) 8-BIT, MROM, MICROCONTROLLER, PQCC52 PDF资料下载
参数资料
| 型号： | MC68HC08AS20CFN |
| 厂商： | MOTOROLA INC |
| 元件分类： | 微控制器/微处理器 |
| 英文描述： | 8-BIT, MROM, MICROCONTROLLER, PQCC52 |
| 封装： | PLASTIC, LCC-52 |
| 文件页数： | 13/96页 |
| 文件大小： | 3243K |
| 代理商： | MC68HC08AS20CFN |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页当前第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页
2
MOTOROLA
2-4
MC68HC05E0
FUNCTIONAL PIN DESCRIPTION
2.7
Port D (PD0 - PD7)
Port D is comprised of eight bidirectional pins (PD0 to PD7). The direction and state of each pin
is software programmable. Alternatively, Port D can be congured to provide address and control
lines for interfacing to external memory. During power-on or reset all port pins except PD0 are
dened as port inputs: PD0 is dened as an output and generates the internal bus timing signal
P02.
2.8
Port E (PE0 - PE3)
Port E is comprised of four bidirectional pins (PE0 to PE3). The direction and state of each pin is
software programmable. In addition, Port E can be congured to support the SPI and I2C-bus
functions. All pins are congured as inputs during power-on or reset.
2.9
CSROM
This active low output signal is used as a chip select for external ROM. If the XROM bit in the Timer
Control Register ($000C) is set to 1, this pin outputs a logic zero when an address in the range
$3000 to $FFFF is present on the address bus. CSROM is normally gated with P02 and is only
active during the “high” phase of P02. However, writing a logic zero to the XROM bit in the Timer
Control Register ($000C) forces CSROM to remain permanently low throughout the full memory
map ($0000-$FFFF). Clearing the XROM bit also has the effect of making all data bus lines input
only. This feature is intended for use in a two chip system (MC68HC05E0 and ROM/EPROM) and
helps minimise the amount of RFI generated by rapid switching of the bus and CSROM lines.
Note:
Although CSROM is permanently low throughout the full memory map, data on the data
bus will be ignored between addresses $0000-$01FF. This space is reserved for
internal memory in the MC68HC05E0. (The XROM bit does not affect the internal
memory map and Read and Write instructions can be executed as normal in this area.)
XROM
CSROM Pin
Data Bus
1
gated P02 ($3000-$FFFF)
Input/Output
0
always 0 ($0000-$FFFF)
Input only
20
相关PDF资料 |
PDF描述 |
|---|---|
| MC68HC08AZ48AVFU | 8-BIT, MROM, 8.4 MHz, MICROCONTROLLER, PQFP64 |
| MC68HC08AZ60FU | 8-BIT, MROM, 8.4 MHz, MICROCONTROLLER, PQFP64 |
| MC68HC08AZ60FU | 8-BIT, MROM, 8.4 MHz, MICROCONTROLLER, PQFP64 |
| MC68HC08AZ60MFU | 8-BIT, MROM, 8.4 MHz, MICROCONTROLLER, PQFP64 |
| MC68HC08AZ60VFU | 8-BIT, MROM, 8.4 MHz, MICROCONTROLLER, PQFP64 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| MC68HC08AZ0 | 制造商:MOTOROLA 制造商全称:Motorola, Inc 功能描述:Advance Information |
| MC68HC08AZ0CFU | 制造商:MOTOROLA 制造商全称:Motorola, Inc 功能描述:Advance Information |
| MC68HC08AZ16 | 制造商:MOTOROLA 制造商全称:Motorola, Inc 功能描述:HCMOS Microcontroller Unit |
| MC68HC08AZ24 | 制造商:MOTOROLA 制造商全称:Motorola, Inc 功能描述:HCMOS Microcontroller Unit |
| MC68HC08AZ32 | 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:Advance Information |
发布紧急采购，3分钟左右您将得到回复。