- 您现在的位置：买卖IC网 > PDF目录69027 > MC68HC08AS20CFN (MOTOROLA INC) 8-BIT, MROM, MICROCONTROLLER, PQCC52 PDF资料下载
参数资料
| 型号： | MC68HC08AS20CFN |
| 厂商： | MOTOROLA INC |
| 元件分类： | 微控制器/微处理器 |
| 英文描述： | 8-BIT, MROM, MICROCONTROLLER, PQCC52 |
| 封装： | PLASTIC, LCC-52 |
| 文件页数： | 71/96页 |
| 文件大小： | 3243K |
| 代理商： | MC68HC08AS20CFN |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页当前第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页
8
MC68HC05E0
MOTOROLA
8-7
SERIAL INTERFACE
A typical I2C-bus transaction starts with the MC68HC05E0 generating a START condition (SDA
pulled low while SCL high). The MC68HC05E0 will then send a stream of 8 bits. The SCL line is
pulsed to provide a clock waveform while data is sent. The rst 7 bits of the byte specify the
address of a slave peripheral, and the 8th bit species the direction of data between the slave and
the micro - a “0” indicates write to slave, a “1” indicates read from slave. A 9th clock pulse is
generated during which the addressed slave can indicate acknowledgement to the micro. This is
done by the micro releasing the data line and the slave pulling the data line low. Successive bursts
of 9 clock pulses are generated by the micro to synchronize transfer of data, and the receiver has
the possibility to acknowledge on the 9th pulse. Data transfer is terminated by the micro
generating a STOP condition (SDA goes high while SCL high).
The I2C-bus Interface is congured via the SI Mode Register ($0010)
SIE — Serial Interrupt Enable Bit
This bit masks the interrupt signal generated at the end of each I2C transfer.
1 (set)
–
Interrupts not masked
0 (clear) –
Interrupts masked
Figure 8-3 I2C-bus Data/Clock Relationship
Address
bit 7
bit 6
bit 5
bit 4
bit 3
bit 2
bit 1
bit 0
State
on reset
Port E/SI mode register
$0010
SIE
CPHA
CPOL
WL
BD‘1
BD0
PS1
PS0
0000 0000
SCL
SDA
1
2
3
4
5
6
7
8
9
MSB
LSB
START
STOP
Receiver Acknowledge
– Data changes following falling edge on SCL
– Data stable while SCL high
Transmission of 1 Data Byte (I 2C Bus), with START and STOP
73
相关PDF资料 |
PDF描述 |
|---|---|
| MC68HC08AZ48AVFU | 8-BIT, MROM, 8.4 MHz, MICROCONTROLLER, PQFP64 |
| MC68HC08AZ60FU | 8-BIT, MROM, 8.4 MHz, MICROCONTROLLER, PQFP64 |
| MC68HC08AZ60FU | 8-BIT, MROM, 8.4 MHz, MICROCONTROLLER, PQFP64 |
| MC68HC08AZ60MFU | 8-BIT, MROM, 8.4 MHz, MICROCONTROLLER, PQFP64 |
| MC68HC08AZ60VFU | 8-BIT, MROM, 8.4 MHz, MICROCONTROLLER, PQFP64 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| MC68HC08AZ0 | 制造商:MOTOROLA 制造商全称:Motorola, Inc 功能描述:Advance Information |
| MC68HC08AZ0CFU | 制造商:MOTOROLA 制造商全称:Motorola, Inc 功能描述:Advance Information |
| MC68HC08AZ16 | 制造商:MOTOROLA 制造商全称:Motorola, Inc 功能描述:HCMOS Microcontroller Unit |
| MC68HC08AZ24 | 制造商:MOTOROLA 制造商全称:Motorola, Inc 功能描述:HCMOS Microcontroller Unit |
| MC68HC08AZ32 | 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:Advance Information |
发布紧急采购，3分钟左右您将得到回复。