
Electrical Specifications
2.0-Volt DC Electrical Characteristics
MC68HC08RC16 — Rev. 1.0
Technical Data
MOTOROLA
Electrical Specifications
191
19.7 2.0-Volt DC Electrical Characteristics
Characteristic(1)
1. VDD = 2.0 Vdc ± 10%, VSS = 0 Vdc, TA = TL to TH, unless otherwise noted
Symbol
Min
Typ(2)
2. Typical values reflect average measurements at midpoint of voltage range, 25
°C only.
Max
Unit
Output high voltage
(ILoad = –1.2 mA) port A, port B
(ILoad = –6 mA) IRO
(ILoad = –1.2 mA) port C
VOH
VDD –0.3
VDD –0.7
VDD –0.3
—
V
Output low voltage
(ILoad = 2 mA) port A,port B
(ILoad = 11 mA) IRO
(ILoad = 7 mA) port C
VOL
—
0.3
0.8
0.3
V
Input high voltage
All ports, IRQ1, RST, BATT, OSC1
VIH
0.7 x VDD
—
VDD
V
Input low voltage
All ports, IRQ1, RST, BATT, OSC1
VIL
VSS
—
0.3 x VDD
V
VDD supply current
Run, fOP = 2.0 MHz
(3)
Wait (4)
Stop(5) or LP reset with battery in (6)
25
°C
0
°C to 70°C
LP reset with battery out (7)
25
°C
0
°C to 70°C
3. Run (operating) IDD measured using external square wave clock source. LVI enabled. All inputs 0.2 V from rail. No dc
loads. Less than 100 pF on all outputs. CL = 20 pF on OSC2. All ports configured as inputs. OSC2 capacitance linearly
affects run IDD. Measured with all modules enabled.
4. Wait IDD measured using external square wave clock source (fCGMXCLK = 4 MHz); all inputs 0.2 V from rail; no dc loads;
less than 100 pF on all outputs. CL = 20 pF on OSC2; OSC2 capacitance linearly affects wait IDD.
5. Stop IDD measured with OSC1 grounded and no port pins sourcing current. LVI is disabled by stop entry.
6. IDD measurement when BATT supply is below VLVR and part is in LP reset.
7. IDD measurement when BATT supply is removed and part is in LP reset.
IDD
—
1.0
0.5
0.3
0.1
1.0
0.6
0.3
0.1
mA
A
I/O ports hi-z leakage current
IIL
——
± 4
A
Input current
IIn
——
± 1
A
Capacitance
Ports (as input or output), RST, IRQ1, BATT
COut
CIn
—
12
8
pF
Monitor mode entry voltage
VTST
VDD + 2.5
—9
V
Pullup resistor
PTB7/KBD7–PTB0/KBD0
25
°C
0
°C to 70°C
RPU
27
24
—
39
48
k