参数资料
型号: MC68HC11D0CFBE3
厂商: Freescale Semiconductor
文件页数: 7/124页
文件大小: 0K
描述: IC MCU 8BIT 3MHZ 44-QFP
标准包装: 480
系列: HC11
核心处理器: HC11
芯体尺寸: 8-位
速度: 3MHz
连通性: SCI,SPI
外围设备: POR,WDT
输入/输出数: 26
程序存储器类型: ROMless
RAM 容量: 192 x 8
电压 - 电源 (Vcc/Vdd): 4.5 V ~ 5.5 V
振荡器型: 内部
工作温度: -40°C ~ 85°C
封装/外壳: 44-QFP
包装: 托盘
TIMING SYSTEM
9-18
TECHNICAL DATA
9.6.3 Pulse Accumulator Status and Interrupt Bits
The pulse accumulator control bits, PAOVI and PAII, PAOVF, and PAIF are located
within timer registers TMSK2 and TFLG2.
PAOVI and PAOVF — Pulse Accumulator Interrupt Enable and Overflow Flag
The PAOVF status bit is set each time the pulse accumulator count rolls over from $FF
to $00. To clear this status bit, write a one in the corresponding data bit position (bit 5)
of the TFLG2 register. The PAOVI control bit allows configuring the pulse accumulator
overflow for polled or interrupt-driven operation and does not affect the state of
PAOVF. When PAOVI is zero, pulse accumulator overflow interrupts are inhibited, and
the system operates in a polled mode, which requires PAOVF to be polled by user soft-
ware to determine when an overflow has occurred. When the PAOVI control bit is set,
a hardware interrupt request is generated each time PAOVF is set. Before leaving the
interrupt service routine, software must clear PAOVF by writing to the TFLG2 register.
PAII and PAIF — Pulse Accumulator Input Edge Interrupt Enable and Flag
The PAIF status bit is automatically set each time a selected edge is detected at the
PA7/PAI/OC1 pin. To clear this status bit, write to the TFLG2 register with a one in the
corresponding data bit position (bit 4). The PAII control bit allows configuring the pulse
accumulator input edge detect for polled or interrupt-driven operation but does not af-
fect setting or clearing the PAIF bit. When PAII is zero, pulse accumulator input inter-
rupts are inhibited, and the system operates in a polled mode. In this mode, the PAIF
bit must be polled by user software to determine when an edge has occurred. When
the PAII control bit is set, a hardware interrupt request is generated each time PAIF is
set. Before leaving the interrupt service routine, software must clear PAIF by writing to
the TFLG register.
PACNT — Pulse Accumulator Count
$0027
Bit 7
654321
Bit 0
Bit 7
654321
Bit 0
TMSK2 — Timer Interrupt Mask 2
$0024
Bit 7
654321
Bit 0
TOI
RTII
PAOVI
PAII
0
PR1
PR0
RESET:
0000000
0
TFLG2 — Timer Interrupt Flag 2
$0025
Bit 7
654321
Bit 0
TOF
RTIF
PAOVF
PAIF
0
RESET:
0000000
0
F
re
e
sc
a
le
S
e
m
ic
o
n
d
u
c
to
r,
I
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
n
c
..
.
相关PDF资料
PDF描述
MC9S08QG8CFFE IC MCU 8K FLASH 10MHZ 16-QFN
MC9S08QG8CFKE IC MCU 8K FLASH 24-QFN
MC9S08SE8CTG IC MCU 8BIT 8K FLASH 16TSSOP
MC9S08QG4CFFE IC MCU 4K FLASH 10MHZ 16-QFN
MC9S08QG8CDTER IC MCU 8BIT 8K FLASH 16-TSOP
相关代理商/技术参数
参数描述
MC68HC11D0CFBE3R 功能描述:8位微控制器 -MCU 8B MCU 192RAM 3 MHZ RoHS:否 制造商:Silicon Labs 核心:8051 处理器系列:C8051F39x 数据总线宽度:8 bit 最大时钟频率:50 MHz 程序存储器大小:16 KB 数据 RAM 大小:1 KB 片上 ADC:Yes 工作电源电压:1.8 V to 3.6 V 工作温度范围:- 40 C to + 105 C 封装 / 箱体:QFN-20 安装风格:SMD/SMT
MC68HC11D0CFN2 制造商:MOTOROLA 制造商全称:Motorola, Inc 功能描述:Microcontrollers
MC68HC11D0CFN3 制造商: 功能描述: 制造商:undefined 功能描述:
MC68HC11D0CFNE2 功能描述:8位微控制器 -MCU 8B MCU 192 BYTES RAM RoHS:否 制造商:Silicon Labs 核心:8051 处理器系列:C8051F39x 数据总线宽度:8 bit 最大时钟频率:50 MHz 程序存储器大小:16 KB 数据 RAM 大小:1 KB 片上 ADC:Yes 工作电源电压:1.8 V to 3.6 V 工作温度范围:- 40 C to + 105 C 封装 / 箱体:QFN-20 安装风格:SMD/SMT
MC68HC11D0CFNE2R 功能描述:8位微控制器 -MCU 8B MCU 192 BYTES RAM RoHS:否 制造商:Silicon Labs 核心:8051 处理器系列:C8051F39x 数据总线宽度:8 bit 最大时钟频率:50 MHz 程序存储器大小:16 KB 数据 RAM 大小:1 KB 片上 ADC:Yes 工作电源电压:1.8 V to 3.6 V 工作温度范围:- 40 C to + 105 C 封装 / 箱体:QFN-20 安装风格:SMD/SMT