参数资料
型号: MC68HC11D0CP3
厂商: MOTOROLA INC
元件分类: 微控制器/微处理器
英文描述: 8-BIT, MROM, 3 MHz, MICROCONTROLLER, PDIP40
封装: PLASTIC, DIP-40
文件页数: 116/124页
文件大小: 1481K
代理商: MC68HC11D0CP3
MC68HC11D3
TIMING SYSTEM
MOTOROLA
TECHNICAL DATA
9-5
In most cases, input capture edges are asynchronous to the internal timer counter,
which is clocked relative to the PH2 clock. These asynchronous capture requests are
synchronized to PH2 so that the latching occurs on the opposite half cycle of PH2 from
when the timer counter is being incremented. This synchronization process introduces
a delay from when the edge occurs to when the counter value is detected. Because
these delays offset each other when the time between two edges is being measured,
the delay can be ignored. When an input capture is being used with an output com-
pare, there is a similar delay between the actual compare point and when the output
pin changes state.
The control and status bits that implement the input capture functions are contained in
the PACTL, TCTL2, TMSK1, and TFLG1 registers.
To configure port A bit 3 as an input capture, clear the DDRA3 bit of the PACTL reg-
ister. Note that this bit is cleared out of reset. To enable PA3 as the fourth input cap-
ture, set the I4/O5 bit in the PACTL register. Otherwise, PA3 is configured as a fifth
output compare out of reset, with bit I4/O5 being cleared. If the DDRA3 bit is set (con-
figuring PA3 as an output), and IC4 is enabled, then writes to PA3 cause edges on the
pin to result in input captures. Writing to TI4/O5 has no effect when the TI4/O5 register
is acting as IC4.
9.2.1 Timer Control 2 Register
Use the control bits of this register to program input capture functions to detect a par-
ticular edge polarity on the corresponding timer input pin. Each of the input capture
functions can be independently configured to detect rising edges only, falling edges
only, any edge (rising or falling), or to disable the input capture function. The input cap-
ture functions operate independently of each other and can capture the same TCNT
value if the input edges are detected within the same timer count cycle.
EDGxB and EDGxA — Input Capture Edge Control
There are four pairs of these bits. Each pair is cleared to zero by reset and must be
encoded to configure the corresponding input capture edge detector circuit. IC4 func-
tions only if the I4/O5 bit in the PACTL register is set. Refer to Table 9-2 for timer con-
trol configuration.
TCTL2 — Timer Control 2
$0021
Bit 7
654321
Bit 0
EDG4B
EDG4A
EDG1B
EDG1A
EDG2B
EDG2A
EDG3B
EDG3A
RESET:
00000000
Table 9-2 Timer Control Configuration
EDGxB
EDGxA
Configuration
0
Capture disabled
0
1
Capture on rising edges only
1
0
Capture on falling edges only
1
Capture on any edge
相关PDF资料
PDF描述
MPC8264ACZUMIBX 32-BIT, 266 MHz, RISC PROCESSOR, PBGA480
MT5TL4L32T-70IT SPECIALTY MICROPROCESSOR CIRCUIT, PQFP100
MT5TL4L32T-90IT SPECIALTY MICROPROCESSOR CIRCUIT, PQFP100
MB90F546GSPFV 16-BIT, FLASH, 16 MHz, MICROCONTROLLER, PQFP100
MB90W234ZFV 16-BIT, UVPROM, 16 MHz, MICROCONTROLLER, CQFP100
相关代理商/技术参数
参数描述
MC68HC11D0FB 制造商:未知厂家 制造商全称:未知厂家 功能描述:8-Bit Microcontroller
MC68HC11D0FN 制造商:未知厂家 制造商全称:未知厂家 功能描述:8-Bit Microcontroller
MC68HC11D0FNR2 制造商:未知厂家 制造商全称:未知厂家 功能描述:8-Bit Microcontroller
MC68HC11D0P 制造商:未知厂家 制造商全称:未知厂家 功能描述:8-Bit Microcontroller
MC68HC11D3 制造商:MOTOROLA 制造商全称:Motorola, Inc 功能描述:8-channel, 8-bit analog-to-digital (A/D) converter