- 您现在的位置：买卖IC网 > PDF目录132980 > MC68HC11D0CP3 (MOTOROLA INC) 8-BIT, MROM, 3 MHz, MICROCONTROLLER, PDIP40 PDF资料下载
参数资料
| 型号： | MC68HC11D0CP3 |
| 厂商： | MOTOROLA INC |
| 元件分类： | 微控制器/微处理器 |
| 英文描述： | 8-BIT, MROM, 3 MHz, MICROCONTROLLER, PDIP40 |
| 封装： | PLASTIC, DIP-40 |
| 文件页数： | 7/124页 |
| 文件大小： | 1481K |
| 代理商： | MC68HC11D0CP3 |
第1页第2页第3页第4页第5页第6页当前第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页第107页第108页第109页第110页第111页第112页第113页第114页第115页第116页第117页第118页第119页第120页第121页第122页第123页第124页
MOTOROLA
TIMING SYSTEM
MC68HC11D3
9-18
TECHNICAL DATA
9.6.3 Pulse Accumulator Status and Interrupt Bits
The pulse accumulator control bits, PAOVI and PAII, PAOVF, and PAIF are located
within timer registers TMSK2 and TFLG2.
PAOVI and PAOVF — Pulse Accumulator Interrupt Enable and Overflow Flag
The PAOVF status bit is set each time the pulse accumulator count rolls over from $FF
to $00. To clear this status bit, write a one in the corresponding data bit position (bit 5)
of the TFLG2 register. The PAOVI control bit allows configuring the pulse accumulator
overflow for polled or interrupt-driven operation and does not affect the state of
PAOVF. When PAOVI is zero, pulse accumulator overflow interrupts are inhibited, and
the system operates in a polled mode, which requires PAOVF to be polled by user soft-
ware to determine when an overflow has occurred. When the PAOVI control bit is set,
a hardware interrupt request is generated each time PAOVF is set. Before leaving the
interrupt service routine, software must clear PAOVF by writing to the TFLG2 register.
PAII and PAIF — Pulse Accumulator Input Edge Interrupt Enable and Flag
The PAIF status bit is automatically set each time a selected edge is detected at the
PA7/PAI/OC1 pin. To clear this status bit, write to the TFLG2 register with a one in the
corresponding data bit position (bit 4). The PAII control bit allows configuring the pulse
accumulator input edge detect for polled or interrupt-driven operation but does not af-
fect setting or clearing the PAIF bit. When PAII is zero, pulse accumulator input inter-
rupts are inhibited, and the system operates in a polled mode. In this mode, the PAIF
bit must be polled by user software to determine when an edge has occurred. When
the PAII control bit is set, a hardware interrupt request is generated each time PAIF is
set. Before leaving the interrupt service routine, software must clear PAIF by writing to
the TFLG register.
PACNT — Pulse Accumulator Count
$0027
Bit 7
654321
Bit 0
Bit 7
654321
Bit 0
TMSK2 — Timer Interrupt Mask 2
$0024
Bit 7
654321
Bit 0
TOI
RTII
PAOVI
PAII
0
PR1
PR0
RESET:
0000000
0
TFLG2 — Timer Interrupt Flag 2
$0025
Bit 7
654321
Bit 0
TOF
RTIF
PAOVF
PAIF
0
RESET:
0000000
0
相关PDF资料 |
PDF描述 |
|---|---|
| MPC8264ACZUMIBX | 32-BIT, 266 MHz, RISC PROCESSOR, PBGA480 |
| MT5TL4L32T-70IT | SPECIALTY MICROPROCESSOR CIRCUIT, PQFP100 |
| MT5TL4L32T-90IT | SPECIALTY MICROPROCESSOR CIRCUIT, PQFP100 |
| MB90F546GSPFV | 16-BIT, FLASH, 16 MHz, MICROCONTROLLER, PQFP100 |
| MB90W234ZFV | 16-BIT, UVPROM, 16 MHz, MICROCONTROLLER, CQFP100 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| MC68HC11D0FB | 制造商:未知厂家 制造商全称:未知厂家 功能描述:8-Bit Microcontroller |
| MC68HC11D0FN | 制造商:未知厂家 制造商全称:未知厂家 功能描述:8-Bit Microcontroller |
| MC68HC11D0FNR2 | 制造商:未知厂家 制造商全称:未知厂家 功能描述:8-Bit Microcontroller |
| MC68HC11D0P | 制造商:未知厂家 制造商全称:未知厂家 功能描述:8-Bit Microcontroller |
| MC68HC11D3 | 制造商:MOTOROLA 制造商全称:Motorola, Inc 功能描述:8-channel, 8-bit analog-to-digital (A/D) converter |
发布紧急采购，3分钟左右您将得到回复。