参数资料
型号: MC68HC11D0CP3
厂商: MOTOROLA INC
元件分类: 微控制器/微处理器
英文描述: 8-BIT, MROM, 3 MHz, MICROCONTROLLER, PDIP40
封装: PLASTIC, DIP-40
文件页数: 66/124页
文件大小: 1481K
代理商: MC68HC11D0CP3
MOTOROLA
RESETS AND INTERRUPTS
MC68HC11D3
5-2
TECHNICAL DATA
COP is enabled, the software is responsible for keeping a free-running watchdog timer
from timing out. When the software is no longer being executed in the intended se-
quence, a system reset is initiated.
The state of the NOCOP bit in the CONFIG register determines whether the COP sys-
tem is enabled or disabled. In normal modes, COP is enabled out of reset and does
not depend on software action. To disable the COP system, set the NOCOP bit in the
CONFIG register. In the special test and bootstrap operating modes, the COP system
is initially inhibited by the disable resets (DISR) control bit in the TEST1 register. The
DISR bit can subsequently be written to zero to enable COP resets.
The COP timer rate control bits CR[1:0] in the OPTION register determine the COP
time-out period. The system E clock is divided by 215 and then further scaled by a fac-
tor shown in Table 5-1. After reset, these bits are zero, which selects the fastest time-
out period. In normal operating modes, these bits can only be written once within 64
bus cycles after reset.
Complete the following reset sequence to service the COP timer. Write $55 to CO-
PRST to arm the COP timer clearing mechanism. Then write $AA to COPRST to clear
the COP timer. Performing instructions between these two steps is possible as long as
both steps are completed in the correct sequence before the timer times out.
5.1.4 Clock Monitor Reset
The clock monitor circuit is based on an internal RC time delay. If no MCU clock edges
are detected within this RC time delay, the clock monitor can optionally generate a sys-
tem reset. The clock monitor function is enabled or disabled by the CME control bit in
the OPTION register. The presence of a time-out is determined by the RC delay, which
allows the clock monitor to operate without any MCU clocks.
Clock monitor is used as a backup for the COP system. Because the COP needs a
clock to function, it is disabled when the clocks stop. Therefore, the clock monitor sys-
tem can detect clock failures not detected by the COP system.
Table 5-1 COP Time-out
CR[1:0]
Divide
E/215
By
XTAL = 4.0 MHz
Time-out
–0/+32.8 ms
XTAL = 8.0 MHz
Time-out
–0/+16.4 ms
XTAL = 12.0 MHz
Time-out
–0/+10.9 ms
0 0
1
32.768 ms
16.384 ms
10.923 ms
0 1
4
131.072 ms
65.536 ms
43.691 ms
1 0
16
524.288 ms
262.140 ms
174.76 ms
1 1
64
2.097 sec
1.049 sec
699.05 ms
E =
1.0 MHz
2.0 MHz
3.0 MHz
COPRST — Am/Reset COP Timer Circuitry
$003A
Bit 7
654321
Bit 0
76543210
RESET:
00000000
相关PDF资料
PDF描述
MPC8264ACZUMIBX 32-BIT, 266 MHz, RISC PROCESSOR, PBGA480
MT5TL4L32T-70IT SPECIALTY MICROPROCESSOR CIRCUIT, PQFP100
MT5TL4L32T-90IT SPECIALTY MICROPROCESSOR CIRCUIT, PQFP100
MB90F546GSPFV 16-BIT, FLASH, 16 MHz, MICROCONTROLLER, PQFP100
MB90W234ZFV 16-BIT, UVPROM, 16 MHz, MICROCONTROLLER, CQFP100
相关代理商/技术参数
参数描述
MC68HC11D0FB 制造商:未知厂家 制造商全称:未知厂家 功能描述:8-Bit Microcontroller
MC68HC11D0FN 制造商:未知厂家 制造商全称:未知厂家 功能描述:8-Bit Microcontroller
MC68HC11D0FNR2 制造商:未知厂家 制造商全称:未知厂家 功能描述:8-Bit Microcontroller
MC68HC11D0P 制造商:未知厂家 制造商全称:未知厂家 功能描述:8-Bit Microcontroller
MC68HC11D3 制造商:MOTOROLA 制造商全称:Motorola, Inc 功能描述:8-channel, 8-bit analog-to-digital (A/D) converter