- 您现在的位置：买卖IC网 > PDF目录132980 > MC68HC11D0CP3 (MOTOROLA INC) 8-BIT, MROM, 3 MHz, MICROCONTROLLER, PDIP40 PDF资料下载
参数资料
| 型号： | MC68HC11D0CP3 |
| 厂商： | MOTOROLA INC |
| 元件分类： | 微控制器/微处理器 |
| 英文描述： | 8-BIT, MROM, 3 MHz, MICROCONTROLLER, PDIP40 |
| 封装： | PLASTIC, DIP-40 |
| 文件页数： | 94/124页 |
| 文件大小： | 1481K |
| 代理商： | MC68HC11D0CP3 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页当前第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页第107页第108页第109页第110页第111页第112页第113页第114页第115页第116页第117页第118页第119页第120页第121页第122页第123页第124页
MC68HC11D3
SERIAL COMMUNICATIONS INTERFACE
MOTOROLA
TECHNICAL DATA
7-5
7.5 SCI Error Detection
Three error conditions, SCDR overrun, received bit noise, and framing can occur dur-
ing generation of SCI system interrupts. Three bits (OR, NF, and FE) in the serial com-
munications status register (SCSR) indicate if one of these error conditions exists. The
overrun error (OR) bit is set when the next byte is ready to be transferred from the re-
ceive shift register to the SCDR and the SCDR is already full (RDRF bit is set). When
an overrun error occurs, the data that caused the overrun is lost and the data that was
already in SCDR is not disturbed. The OR is cleared when the SCSR is read (with OR
set), followed by a read of the SCDR.
The noise flag (NF) bit is set if there is noise on any of the received bits, including the
start and stop bits. The NF bit is not set until the RDRF flag is set. The NF bit is cleared
when the SCSR is read (with FE equal to one) followed by a read of the SCDR.
When no stop bit is detected in the received data character, the framing error (FE) bit
is set. FE is set at the same time as the RDRF. If the byte received causes both fram-
ing and overrun errors, the processor only recognizes the overrun error. The framing
error flag inhibits further transfer of data into the SCDR until it is cleared. The FE bit is
cleared when the SCSR is read (with FE equal to one) followed by a read of the SCDR.
7.6 SCI Registers
There are five addressable registers in the SCI.
7.6.1 Serial Communications Data Register (SCDR)
SCDR is a parallel register that performs two functions. It is the receive data register
when it is read, and the transmit data register when it is written. Reads access the re-
ceive data buffer and writes access the transmit data buffer. Receive and transmit are
double buffered.
*U = Unaffected
7.6.2 Serial Communications Control Register 1 (SCCR1)
The SCCR1 register provides the control bits that determine word length and select
the method used for the wake-up feature.
R8 — Receive Data Bit 8
If M bit is set, R8 stores the ninth bit in the receive data character.
SCDR — SCI Data Register
$002F
Bit 7
654321
Bit 0
R7/T7
R6/T6
R5/T5
R4/T4
R3/T3
R2/T2
R1/T1
R0/T0
RESET:
U*
UUUUUUU
SCCR1 — SCI Control Register 1
$002C
Bit 7
654321
Bit 0
R8
T8
0
M
WAKE
0
RESET:
U
000000
相关PDF资料 |
PDF描述 |
|---|---|
| MPC8264ACZUMIBX | 32-BIT, 266 MHz, RISC PROCESSOR, PBGA480 |
| MT5TL4L32T-70IT | SPECIALTY MICROPROCESSOR CIRCUIT, PQFP100 |
| MT5TL4L32T-90IT | SPECIALTY MICROPROCESSOR CIRCUIT, PQFP100 |
| MB90F546GSPFV | 16-BIT, FLASH, 16 MHz, MICROCONTROLLER, PQFP100 |
| MB90W234ZFV | 16-BIT, UVPROM, 16 MHz, MICROCONTROLLER, CQFP100 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| MC68HC11D0FB | 制造商:未知厂家 制造商全称:未知厂家 功能描述:8-Bit Microcontroller |
| MC68HC11D0FN | 制造商:未知厂家 制造商全称:未知厂家 功能描述:8-Bit Microcontroller |
| MC68HC11D0FNR2 | 制造商:未知厂家 制造商全称:未知厂家 功能描述:8-Bit Microcontroller |
| MC68HC11D0P | 制造商:未知厂家 制造商全称:未知厂家 功能描述:8-Bit Microcontroller |
| MC68HC11D3 | 制造商:MOTOROLA 制造商全称:Motorola, Inc 功能描述:8-channel, 8-bit analog-to-digital (A/D) converter |
发布紧急采购，3分钟左右您将得到回复。