- 您现在的位置：买卖IC网 > PDF目录299472 > MC68HC11FC0CFU5 (MOTOROLA INC) Technical Summary 8-Bit Microcontroller PDF资料下载
参数资料
| 型号： | MC68HC11FC0CFU5 |
| 厂商： | MOTOROLA INC |
| 元件分类： | 微控制器/微处理器 |
| 英文描述： | Technical Summary 8-Bit Microcontroller |
| 中文描述： | 8-BIT, 6 MHz, MICROCONTROLLER, PQFP64 |
| 封装： | QFP-64 |
| 文件页数： | 18/74页 |
| 文件大小： | 513K |
| 代理商： | MC68HC11FC0CFU5 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页当前第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页
MC68HC11F1/FC0
MOTOROLA
MC68HC11FTS/D
25
5 Resets and Interrupts
There are three sources of reset on the MC68HC11F1 and MC68HC11FC0, each having its own reset
vector:
RESET pin
Clock monitor failure
Computer operating properly (COP) failure
There are 22 interrupt sources serviced by 18 interrupt vectors. (The SCI interrupt vector services five
SCI interrupt sources.) Three of the interrupt vectors are non-maskable:
Illegal opcode trap
Software interrupt
XIRQ pin (pseudo non-maskable interrupt)
The other 19 interrupts, generated mostly by on-chip peripheral systems, are maskable. Maskable in-
terrupts are recognized only if the global interrupt mask bit (I) in the condition code register (CCR) is
clear. Maskable interrupts have a default priority arrangement out of reset. However, any one interrupt
source can be elevated to the highest maskable priority position by writing to the HPRIO register. This
register can be written at any time, provided the I bit in the CCR is set.
In addition to the global I bit, all maskable interrupt sources except the external interrupt (IRQ pin) are
subject to local enable bits in control registers. Each of these interrupt sources also sets a correspond-
ing flag bit in a control register that can be polled by software.
Several of these flags are automatically cleared during the normal course of responding to the interrupt
requests. For example, the RDRF flag is set when a byte has been received in the SCI. The normal
response to an RDRF interrupt request is to read the SCI status register to check for receive errors,
then to read the received data from the SCI data register. It is precisely these two steps that are required
to clear the RDRF flag, so no further instructions are necessary.
5.1 Interrupt Sources
The following table summarizes the interrupt sources, vector addresses, masks, and flag bits.
相关PDF资料 |
PDF描述 |
|---|---|
| MC68L11FC0PU3 | Technical Summary 8-Bit Microcontroller |
| MC68L11FC0PU4 | Technical Summary 8-Bit Microcontroller |
| MC74A6-3.3T | DIGITAL TEMP SENSOR-SERIAL, 8BIT(s), 3Cel, RECTANGULAR, THROUGH HOLE MOUNT |
| MC74F37DR2 | F/FAST SERIES, QUAD 2-INPUT NAND GATE, PDSO14 |
| MC74HC4851ADR2 | 8-CHANNEL, SGL ENDED MULTIPLEXER, PDSO16 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| MC68HC11FC0CPU4 | 制造商:MOTOROLA 制造商全称:Motorola, Inc 功能描述:Technical Summary 8-Bit Microcontroller |
| MC68HC11FC0CPU5 | 制造商:MOTOROLA 制造商全称:Motorola, Inc 功能描述:Technical Summary 8-Bit Microcontroller |
| MC68HC11FC0FU6 | 制造商:MOTOROLA 制造商全称:Motorola, Inc 功能描述:Technical Summary 8-Bit Microcontroller |
| MC68HC11FC0PU6 | 制造商:MOTOROLA 制造商全称:Motorola, Inc 功能描述:Technical Summary 8-Bit Microcontroller |
| MC68HC11G5 | 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:High-density Complementary Metal Oxide Semiconductor (HCMOS) Microcontroller Unit |
发布紧急采购，3分钟左右您将得到回复。