- 您现在的位置：买卖IC网 > PDF目录11942 > MC705P6ACDWER (Freescale Semiconductor)IC MCU 8BIT EPROM 28-SOIC PDF资料下载
参数资料
| 型号： | MC705P6ACDWER |
| 厂商： | Freescale Semiconductor |
| 文件页数： | 65/98页 |
| 文件大小： | 0K |
| 描述： | IC MCU 8BIT EPROM 28-SOIC |
| 标准包装： | 1,000 |
| 系列： | HC05 |
| 核心处理器： | HC05 |
| 芯体尺寸： | 8-位 |
| 速度： | 2.1MHz |
| 连通性： | SIO |
| 外围设备： | POR，WDT |
| 输入/输出数： | 21 |
| 程序存储器容量： | 4.5KB（4.5K x 8） |
| 程序存储器类型： | OTP |
| RAM 容量： | 176 x 8 |
| 电压 - 电源 (Vcc/Vdd)： | 3 V ~ 5.5 V |
| 数据转换器： | A/D 4x8b |
| 振荡器型： | 内部 |
| 工作温度： | -40°C ~ 85°C |
| 封装/外壳： | 28-SOIC（0.295"，7.50mm 宽） |
| 包装： | 带卷 (TR) |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页当前第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页
Central Processor Unit (CPU) Core
MC68HC705P6A Advance Information Data Sheet, Rev. 2.1
68
Freescale Semiconductor
12.2.2 Index Register
The index register shown in Figure 12-1 is an 8-bit register that can perform two functions:
Indexed addressing
Temporary storage
In indexed addressing with no offset, the index register contains the low byte of the operand address, and
the high byte is assumed to be $00. In indexed addressing with an 8-bit offset, the CPU finds the operand
address by adding the index register contents to an 8-bit immediate value. In indexed addressing with a
16-bit offset, the CPU finds the operand address by adding the index register contents to a 16-bit
immediate value.
The index register can also serve as an auxiliary accumulator for temporary storage. The index register
is unaffected by a reset of the device.
12.2.3 Stack Pointer
The stack pointer shown in Figure 12-1 is a 16-bit register internally. In devices with memory maps less
than 64 Kbytes, the unimplemented upper address lines are ignored. The stack pointer contains the
address of the next free location on the stack. During a reset or the reset stack pointer (RSP) instruction,
the stack pointer is set to $00FF. The stack pointer is then decremented as data is pushed onto the stack
and incremented as data is pulled from the stack.
When accessing memory, the 10 most significant bits are permanently set to 0000000011. The six least
significant register bits are appended to these 10 fixed bits to produce an address within the range of
$00FF to $00C0. Subroutines and interrupts may use up to 64 ($40) locations. If 64 locations are
exceeded, the stack pointer wraps around and writes over the previously stored information. A subroutine
call occupies two locations on the stack and an interrupt uses five locations.
12.2.4 Program Counter
The program counter shown in Figure 12-1 is a 16-bit register internally. In devices with memory maps
less than 64 Kbytes, the unimplemented upper address lines are ignored. The program counter contains
the address of the next instruction or operand to be fetched.
Normally, the address in the program counter increments to the next sequential memory location every
time an instruction or operand is fetched. Jump, branch, and interrupt operations load the program
counter with an address other than that of the next sequential location.
12.2.5 Condition Code Register
The CCR shown in Figure 12-1 is a 5-bit register in which four bits are used to indicate the results of the
instruction just executed. The fifth bit is the interrupt mask. These bits can be individually tested by a
program, and specific actions can be taken as a result of their state. The condition code register should
be thought of as having three additional upper bits that are always ones. Only the interrupt mask is
affected by a reset of the device. The following paragraphs explain the functions of the lower five bits of
the condition code register.
H — Half Carry Bit
When the half-carry bit is set, it means that a carry occurred between bits 3 and 4 of the accumulator
during the last ADD or ADC (add with carry) operation. The half-carry bit is required for binary-coded
decimal (BCD) arithmetic operations.
相关PDF资料 |
PDF描述 |
|---|---|
| MC9S08QE4CTG | IC MCU 8BIT 4K FLASH 16-TSSOP |
| MC705X32CFUE4R | IC MCU 8BIT 32K FLASH 64-QFP |
| VE-B12-CU-F3 | CONVERTER MOD DC/DC 15V 200W |
| MC705X32MFUE4 | IC MCU 8BIT 32K FLASH 64-QFP |
| HCE103MBCEJ0KR | CAP CER 10000PF 3KV 20% RADIAL |
相关代理商/技术参数 |
参数描述 |
|---|---|
| MC705P6ACPE | 功能描述:8位微控制器 -MCU HC705P6A 176 BYTES RAM RoHS:否 制造商:Silicon Labs 核心:8051 处理器系列:C8051F39x 数据总线宽度:8 bit 最大时钟频率:50 MHz 程序存储器大小:16 KB 数据 RAM 大小:1 KB 片上 ADC:Yes 工作电源电压:1.8 V to 3.6 V 工作温度范围:- 40 C to + 105 C 封装 / 箱体:QFN-20 安装风格:SMD/SMT |
| MC705P6AMDWE | 功能描述:8位微控制器 -MCU MCU 176 BYTES RAM EPP RoHS:否 制造商:Silicon Labs 核心:8051 处理器系列:C8051F39x 数据总线宽度:8 bit 最大时钟频率:50 MHz 程序存储器大小:16 KB 数据 RAM 大小:1 KB 片上 ADC:Yes 工作电源电压:1.8 V to 3.6 V 工作温度范围:- 40 C to + 105 C 封装 / 箱体:QFN-20 安装风格:SMD/SMT |
| MC705P6AMPE | 功能描述:8位微控制器 -MCU 705P6A 176 BYTES RAM EPP RoHS:否 制造商:Silicon Labs 核心:8051 处理器系列:C8051F39x 数据总线宽度:8 bit 最大时钟频率:50 MHz 程序存储器大小:16 KB 数据 RAM 大小:1 KB 片上 ADC:Yes 工作电源电压:1.8 V to 3.6 V 工作温度范围:- 40 C to + 105 C 封装 / 箱体:QFN-20 安装风格:SMD/SMT |
| MC705P6ECDWE | 功能描述:8位微控制器 -MCU MC68HC705P6E SERIES RoHS:否 制造商:Silicon Labs 核心:8051 处理器系列:C8051F39x 数据总线宽度:8 bit 最大时钟频率:50 MHz 程序存储器大小:16 KB 数据 RAM 大小:1 KB 片上 ADC:Yes 工作电源电压:1.8 V to 3.6 V 工作温度范围:- 40 C to + 105 C 封装 / 箱体:QFN-20 安装风格:SMD/SMT |
| MC705P6ECPE | 功能描述:8位微控制器 -MCU 8B OTP MCU - 705P6E RoHS:否 制造商:Silicon Labs 核心:8051 处理器系列:C8051F39x 数据总线宽度:8 bit 最大时钟频率:50 MHz 程序存储器大小:16 KB 数据 RAM 大小:1 KB 片上 ADC:Yes 工作电源电压:1.8 V to 3.6 V 工作温度范围:- 40 C to + 105 C 封装 / 箱体:QFN-20 安装风格:SMD/SMT |
发布紧急采购，3分钟左右您将得到回复。