参数资料
型号: MC88LV926DW
厂商: INTEGRATED DEVICE TECHNOLOGY INC
元件分类: 时钟及定时
英文描述: 88LV SERIES, PLL BASED CLOCK DRIVER, 4 TRUE OUTPUT(S), 1 INVERTED OUTPUT(S), PDSO20
封装: PLASTIC, SOIC-20
文件页数: 9/11页
文件大小: 285K
代理商: MC88LV926DW
Advanced Clock Drivers Device Data
Freescale Semiconductor
7
MC88LV926
Figure 5. Logical Representation of the MC88LV926 With Input/Output Frequency Relationships
Figure 6. Output/Input Switching Waveforms and Timing Relationships
4.
The tPD spec includes the full temperature range from
0
°C to 70°C and the full V
CC range from 3.0 V to 3.3 V. If
the
ΔT and ΔV
CC is a given system are less than the
specification limits, the tPD spec window will be reduced.
5.
The RST_OUT pin is an open drain N–Channel output.
Therefore an external pull–up resistor must be provide
to pull up the RST_OUT pin when it goes into the high
impedance state (after the MC88LV926 is phase-locked
to the reference input with RST_IN held high or 1024 ‘Q'
cycles after the RST_IN pin goes high when the part is
locked). In the tPLZ and tPZL specifications, a 1 KΩ
resistor is used as a pull-up as shown in Figure 3.
2X_Q
Q0
Q1
Q2
Q3
QCLKEN
RST_OUT
SYNC
MR
PLL_EN
RST_IN
12.5 MHz
Crystal
Oscillator
66 MHz P–Clock
Output
33 MHz
B–Clock
and System
Outputs
Delay 33 MHz CLKEN Output
SYNC Input
Q0–Q3 Outputs
2X_Q Output
QCLKEN
tCYCLE SYNC Input
tSKEWall
tSKEWf
tSKEWr
tSKEWf
tSKEWr
tCYCLE ‘Q' Outputs
tSKEWQCLKEN
NOTES:
1.
The MC88LV926 aligns rising edges of the outputs and the SYNC input, therefore the SYNC input does not require a
50% duty cycle.
2.
All skew specs are measured between the VCC/2 crossing point of the appropriate output edges. All skews are specified
as “windows”, not as a ± deviation around a center point.
MC88LV926
Low Skew CMOS PLL 68060 Clock Driver
NETCOM
IDT Low Skew CMOS PLL 68060 Clock Driver
Freescale Timing Solutions Organization has been acquired by Integrated Device Technology, Inc
MC88LV926
7
相关PDF资料
PDF描述
MD2FLDL-TTL-35G ACTIVE DELAY LINE, TRUE OUTPUT, DSO6
MD2FLDL-TTL-7F ACTIVE DELAY LINE, TRUE OUTPUT, DIP6
MD2FLDL-TTL-80G ACTIVE DELAY LINE, TRUE OUTPUT, DSO6
MD2FLDL-TTL-200G ACTIVE DELAY LINE, TRUE OUTPUT, DSO6
MD2FLDL-TTL-150T ACTIVE DELAY LINE, TRUE OUTPUT, DSO6
相关代理商/技术参数
参数描述
MC88LV926DWR2 功能描述:IC DRIVER CLK PLL 66MHZ 20-SOIC RoHS:否 类别:集成电路 (IC) >> 时钟/计时 - 专用 系列:- 标准包装:1,500 系列:- 类型:时钟缓冲器/驱动器 PLL:是 主要目的:- 输入:- 输出:- 电路数:- 比率 - 输入:输出:- 差分 - 输入:输出:- 频率 - 最大:- 电源电压:3.3V 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:28-SSOP(0.209",5.30mm 宽) 供应商设备封装:28-SSOP 包装:带卷 (TR) 其它名称:93786AFT
MC88LV926EG 功能描述:IC PLL CLOCK DRIVER 20-SOIC RoHS:是 类别:集成电路 (IC) >> 时钟/计时 - 专用 系列:- 标准包装:1,500 系列:- 类型:时钟缓冲器/驱动器 PLL:是 主要目的:- 输入:- 输出:- 电路数:- 比率 - 输入:输出:- 差分 - 输入:输出:- 频率 - 最大:- 电源电压:3.3V 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:28-SSOP(0.209",5.30mm 宽) 供应商设备封装:28-SSOP 包装:带卷 (TR) 其它名称:93786AFT
MC88LV926EGR2 功能描述:IC PLL CLOCK DRIVER 20-SOIC RoHS:是 类别:集成电路 (IC) >> 时钟/计时 - 专用 系列:- 标准包装:1,500 系列:- 类型:时钟缓冲器/驱动器 PLL:是 主要目的:- 输入:- 输出:- 电路数:- 比率 - 输入:输出:- 差分 - 输入:输出:- 频率 - 最大:- 电源电压:3.3V 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:28-SSOP(0.209",5.30mm 宽) 供应商设备封装:28-SSOP 包装:带卷 (TR) 其它名称:93786AFT
MC88PL117 制造商:MOTOROLA 制造商全称:Motorola, Inc 功能描述:CMOS PLL CLOCK DRIVER
MC88PL117FN 制造商:MOTOROLA 制造商全称:Motorola, Inc 功能描述:CMOS PLL CLOCK DRIVER