System Integration Module (SIM)
Data Sheet
MC68HC908QF4 — Rev. 1.0
128
System Integration Module (SIM)
MOTOROLA
Interrupts are latched, and arbitration is performed in the SIM at the start of
interrupt processing. The arbitration result is a constant that the CPU uses to
determine which vector to fetch. Once an interrupt is latched by the SIM, no other
interrupt can take precedence, regardless of priority, until the latched interrupt is
serviced (or the I bit is cleared).
At the beginning of an interrupt, the CPU saves the CPU register contents on the
stack and sets the interrupt mask (I bit) to prevent additional interrupts. At the end
of an interrupt, the RTI instruction recovers the CPU register contents from the
stack so that normal processing can resume. Figure 14-9 shows interrupt entry
Figure 14-9
. Interrupt Entry
Figure 14-10. Interrupt Recovery
14.6.1.1 Hardware Interrupts
A hardware interrupt does not stop the current instruction. Processing of a
hardware interrupt begins after completion of the current instruction. When the
current instruction is complete, the SIM checks all pending hardware interrupts. If
interrupts are not masked (I bit clear in the condition code register), and if the
corresponding interrupt enable bit is set, the SIM proceeds with interrupt
processing; otherwise, the next instruction is fetched and executed.
MODULE
DATA BUS
R/W
INTERRUPT
DUMMY
SP
SP – 1
SP – 2
SP – 3
SP – 4
VECT H
VECT L
START ADDR
ADDRESS BUS
DUMMY
PC – 1[7:0] PC – 1[15:8]
X
A
CCR
V DATA H
V DATA L
OPCODE
I BIT
MODULE
DATA BUS
R/W
INTERRUPT
SP – 4
SP – 3
SP – 2
SP – 1
SP
PC
PC + 1
ADDRESS BUS
CCR
A
X
PC – 1[7:0] PC – 1[15:8] OPCODE
OPERAND
I BIT
F
re
e
sc
a
le
S
e
m
ic
o
n
d
u
c
to
r,
I
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
n
c
..
.