- 您现在的位置：买卖IC网 > PDF目录2012 > MC92604VM (Freescale Semiconductor)IC ETH TXRX DUAL GIG 196-MAPBGA PDF资料下载
参数资料
| 型号： | MC92604VM |
| 厂商： | Freescale Semiconductor |
| 文件页数： | 4/16页 |
| 文件大小： | 0K |
| 描述： | IC ETH TXRX DUAL GIG 196-MAPBGA |
| 标准包装： | 630 |
| 类型： | 收发器 |
| 驱动器/接收器数： | 2/2 |
| 规程： | 千兆位以太网 |
| 电源电压： | 4.5 V ~ 5.5 V |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 196-LBGA |
| 供应商设备封装： | 196-MAPBGA（15x15） |
| 包装： | 托盘 |
12
MC92603 Quad and MC92604 Dual Gigabit Ethernet Transceivers
MOTOROLA
PRELIMINARY—SUBJECT TO CHANGE WITHOUT NOTICE
In an underrun situation, data must be repeated in order to maintain synchronization between the clock
domains. If ADIE is high the receiver interface repeats the appropriate code groups as described in Table 8
when underrun is imminent.
.
When operating in ‘Word’ mode all congured channels must add/delete IDLEs simultaneously. Therefore
IDLEs must appear in the data stream for all channels simultaneously, so that IDLEs may be repeated or
deleted.
The code group type and timing for rate adaption as described above, is determined by the current context
of the packet stream. The data context is when the transceivers are transmitting MAC frames encapsulated
into code group packets. The code groups in the packet can not be disturbed, therefore, rate adaption is
accomplished in the IPG as previously described. A special case that must be considered in the data context
is Jumbo frames.
Jumbo frames are not supported in the standard but are rather a de facto standard. Jumbo frames violate the
untagged maximum frame size of 1518 code groups and increases the size to 16k code groups. Given a
maximum total frequency offset of 200 ppm, a Jumbo frame could lead to a surplus or decit of 1.67 code
groups for which rate adaption must account. The depth of the receivers elastic buffers may be increased by
conguring JPACK high in order to ensure against starvation in the presence of Jumbo frames. This increase
will lead to longer receiver latency.
Gigabit Ethernet Compatible Operation
The operation of the transceivers in the Ethernet compatibility GMII and TBI modes and the correlation of
the port signal names to the names in the IEEE Std 802.3-2002 specication are listed in the following two
sections.
High
Auto-Negotiate Sequence
Data dropped 16 bytes dropped (/C1/C2/C1/C2/)
High
IDLE Sequence
Data dropped 2 bytes dropped (/I2/)
Table 8. Receiver Reference clock is FASTER than Transmitter Reference Clock
ADIE
COMPAT
Receive Mode
Result
Action Taken
Low
N/A
Underrun
Two bytes of data are lost. First byte reports
underrun, second byte repeats byte prior to
underrun.
High
Low
N/A
Data repeated 2 consecutive IDLEs (K28.5) are repeated.
High
Auto-Negotiate Sequence
Data repeated 16 bytes repeated (/C1/C2/C1/C2/)
High
IDLE Sequence
Data repeated 2 bytes repeated (/I2/)
Table 7. Receiver Reference clock is SLOWER than Transmitter Reference Clock (continued)
ADIE
COMPAT
Receive Mode
Result
Action Taken
F
re
e
sc
a
le
S
e
m
ic
o
n
d
u
c
to
r,
I
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
n
c
..
.
相关PDF资料 |
PDF描述 |
|---|---|
| MC92604ZT | IC TXRX ETH DUAL GIG 196-MAPBGA |
| MCP2120T-I/SL | IC ENCODR/DECODR 2.5V IR 14-SOIC |
| MCP2122-E/P | IC ENCODER/DECODER IRDA 8-DIP |
| MCP2122T-E/SNG | IC ENCODER/DECODR INFRARED 8SOIC |
| MCP3901A0T-E/SS | IC ENERGY METER AFE 2CH 20-SSOP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| MC92604ZT | 功能描述:IC TXRX ETH DUAL GIG 196-MAPBGA RoHS:否 类别:集成电路 (IC) >> 接口 - 驱动器，接收器，收发器 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:25 系列:- 类型:收发器 驱动器/接收器数:2/2 规程:RS232 电源电压:4.5 V ~ 5.5 V 安装类型:通孔 封装/外壳:16-DIP（0.300"，7.62mm） 供应商设备封装:16-PDIP 包装:管件 |
| MC92610 | 制造商:MOTOROLA 制造商全称:Motorola, Inc 功能描述:Quad 3.125 Gbaud SERDES |
| MC92610VF | 制造商:MOTOROLA 制造商全称:Motorola, Inc 功能描述:Quad 3.125 Gbaud SERDES |
| MC928G | 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Motorola Inc 功能描述: 制造商:MOTOROLA 功能描述: |
| MC929F | 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Motorola Inc 功能描述: |
发布紧急采购，3分钟左右您将得到回复。