- 您现在的位置：买卖IC网 > PDF目录2012 > MC92604VM (Freescale Semiconductor)IC ETH TXRX DUAL GIG 196-MAPBGA PDF资料下载
参数资料
| 型号： | MC92604VM |
| 厂商： | Freescale Semiconductor |
| 文件页数： | 9/16页 |
| 文件大小： | 0K |
| 描述： | IC ETH TXRX DUAL GIG 196-MAPBGA |
| 标准包装： | 630 |
| 类型： | 收发器 |
| 驱动器/接收器数： | 2/2 |
| 规程： | 千兆位以太网 |
| 电源电压： | 4.5 V ~ 5.5 V |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 196-LBGA |
| 供应商设备封装： | 196-MAPBGA（15x15） |
| 包装： | 托盘 |
2
MC92603 Quad and MC92604 Dual Gigabit Ethernet Transceivers
MOTOROLA
PRELIMINARY—SUBJECT TO CHANGE WITHOUT NOTICE
Common Features
Full-duplex differential data links.
Selectable speed range: 1.25 Gbaud or 0.625 Gbaud.
Low power, approximately less than 1W under typical conditions, while operating in backplane
mode with all transceivers at full speed.
Internal 8B/10B encoder/decoder that may be bypassed.
Source synchronous parallel data input interfaces.
Selectable: Source aligned or source centered timing on the receiver output interfaces.
DDR (RGMII/RTBI), source synchronous, 4-/5-bit optional interfaces.
Parallel interfaces may be either LVTTL or SSTL_2.
Transmit data clock is selectable between per-channel transmit clock or channel ‘A’ transmit clock.
Received data may be clocked to the recovered clock or to the reference clock frequencies.
Unused transceiver channels may be individually disabled.
Drives 50-
or 75- media (100- or 150- differential) for lengths of up to 1.5 meters
board/backplane, or 10 meters of coax.
Tolerates a frequency offset between the transmitter and receiver of +250ppm.
Link inputs have on-chip receiver termination and are “hot swap” compatible.
Differential LVPECL reference clock input with single-ended LVCMOS input option.
Two single-ended buffered reference clock outputs to be used as clock source for associated MAC
interface logic.
Built-in, at speed, self test for production testing and on-board diagnostics.
IEEE Std 1149.1 JTAG boundary scan test support.
Backplane Application Features
Link-to-link synchronization supports aligned, multi-channel, word transfers. Synchronization
mechanism tolerates up to 40 bit-times of link-to-link media delay skew.
Supports three options for word synchronization including disparity based word sync events for
compatibility with legacy transceivers.
Selectable COMMA code group alignment mode enables aligned or unaligned transfers.
Ethernet Friendly Features
Provides the PCS and PMA layers for Ethernet PHYs as specied in IEEE Std 802.3-2000.
MDIO slave interface and registers as dened in IEEE Std 802.3-2000 is fully supported.
Supports rate adaption within IPG for Jumbo frames up to 16K bytes.
General Parameters
The MC92603 and MC92604 are designed in a 0.25
lithography, HiP4 CMOS, 5 layer metal process.
The core logic and high speed serial link I/O require a 1.8 Volt power source while the parallel data
interfaces may be 3.3 V LVTTL or 2.5 V SSTL.
The MC92603 is packaged in a 256 pin MAP Ball Grid Array which has a body size of 17 mm square. The
package for the MC92604 is TBD.
F
re
e
sc
a
le
S
e
m
ic
o
n
d
u
c
to
r,
I
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
n
c
..
.
相关PDF资料 |
PDF描述 |
|---|---|
| MC92604ZT | IC TXRX ETH DUAL GIG 196-MAPBGA |
| MCP2120T-I/SL | IC ENCODR/DECODR 2.5V IR 14-SOIC |
| MCP2122-E/P | IC ENCODER/DECODER IRDA 8-DIP |
| MCP2122T-E/SNG | IC ENCODER/DECODR INFRARED 8SOIC |
| MCP3901A0T-E/SS | IC ENERGY METER AFE 2CH 20-SSOP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| MC92604ZT | 功能描述:IC TXRX ETH DUAL GIG 196-MAPBGA RoHS:否 类别:集成电路 (IC) >> 接口 - 驱动器，接收器，收发器 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:25 系列:- 类型:收发器 驱动器/接收器数:2/2 规程:RS232 电源电压:4.5 V ~ 5.5 V 安装类型:通孔 封装/外壳:16-DIP（0.300"，7.62mm） 供应商设备封装:16-PDIP 包装:管件 |
| MC92610 | 制造商:MOTOROLA 制造商全称:Motorola, Inc 功能描述:Quad 3.125 Gbaud SERDES |
| MC92610VF | 制造商:MOTOROLA 制造商全称:Motorola, Inc 功能描述:Quad 3.125 Gbaud SERDES |
| MC928G | 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Motorola Inc 功能描述: 制造商:MOTOROLA 功能描述: |
| MC929F | 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Motorola Inc 功能描述: |
发布紧急采购，3分钟左右您将得到回复。