- 您现在的位置：买卖IC网 > PDF目录67986 > MCP23S17T-E/SS 16 I/O, PIA-GENERAL PURPOSE, PDSO28 PDF资料下载
参数资料
| 型号： | MCP23S17T-E/SS |
| 元件分类： | 微控制器/微处理器 |
| 英文描述： | 16 I/O, PIA-GENERAL PURPOSE, PDSO28 |
| 封装： | 5.30 MM, PLASTIC, SSOP-28 |
| 文件页数： | 17/48页 |
| 文件大小： | 915K |
| 代理商： | MCP23S17T-E/SS |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页当前第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页
MCP23017/MCP23S17
DS21952B-page 24
2007 Microchip Technology Inc.
1.7
Interrupt Logic
If enabled, the MCP23X17 activates the INTn interrupt
output when one of the port pins changes state or when
a pin does not match the preconfigured default. Each
pin is individually configurable as follows:
Enable/disable interrupt via GPINTEN
Can interrupt on either pin change or change from
default as configured in DEFVAL
Both conditions are referred to as Interrupt-on-Change
(IOC).
The interrupt control module uses the following
registers/bits:
IOCON.MIRROR – controls if the two interrupt
pins mirror each other
GPINTEN – Interrupt enable register
INTCON – Controls the source for the IOC
DEFVAL – Contains the register default for IOC
operation
1.7.1
INTA AND INTB
There are two interrupt pins: INTA and INTB. By
default, INTA is associated with GPAn pins (PortA) and
INTB is associated with GPBn pins (PortB). Each port
has an independent signal which is cleared if its
associated GPIO or INTCAP register is read.
1.7.1.1
Mirroring the INT pins
Additionally, the INTn pins can be configured to mirror
each other so that any interrupt will cause both pins to
go active. This is controlled via IOCON.MIRROR.
If IOCON.MIRROR = 0, the internal signals are routed
independently to the INTA and INTB pads.
If IOCON.MIRROR = 1, the internal signals are OR’ed
together and routed to the INTn pads. In this case, the
interrupt will only be cleared if the associated GPIO or
INTCAP is read (see Table 1-7).
TABLE 1-7:
INTERRUPT OPERATION
(IOCON.MIRROR = 1)
1.7.2
IOC FROM PIN CHANGE
If enabled, the MCP23X17 will generate an interrupt if
a mismatch condition exists between the current port
value and the previous port value. Only IOC enabled
pins will be compared. Refer to Register 1-3 and
1.7.3
IOC FROM REGISTER DEFAULT
If enabled, the MCP23X17 will generate an interrupt if
a mismatch occurs between the DEFVAL register and
the port. Only IOC enabled pins will be compared.
1.7.4
INTERRUPT OPERATION
The INTn interrupt output can be configured as active-
low, active-high or open-drain via the IOCON register.
Only those pins that are configured as an input (IODIR
register) with Interrupt-On-Change (IOC) enabled
(IOINTEN register) can cause an interrupt. Pins
defined as an output have no effect on the interrupt
output pin.
Input change activity on a port input pin that is enabled
for IOC will generate an internal device interrupt and
the device will capture the value of the port and copy it
into INTCAP. The interrupt will remain active until the
INTCAP or GPIO register is read. Writing to these
registers will not affect the interrupt. The interrupt
condition will be cleared after the LSb of the data is
clocked out during a read command of GPIO or
INTCAP.
The first interrupt event will cause the port contents to
be copied into the INTCAP register. Subsequent
interrupt conditions on the port will not cause an
interrupt to occur as long as the interrupt is not cleared
by a read of INTCAP or GPIO.
Interrupt
Condition
Read Portn * Interupt Result
GPIOA
PortA
Clear
PortB
Unchanged
GPIOB
PortA
Unchanged
PortB
Clear
GPIOA and
GPIOB
PortA
Unchanged
PortB
Unchanged
Both PortA and
PortB
Clear
* Port n = GPIOn or INTCAPn
Note:
The value in INTCAP can be lost if GPIO is
read before INTCAP while another IOC is
pending. After reading GPIO, the interrupt
will clear and then set due to the pending
IOC, causing the INTCAP register to
update.
相关PDF资料 |
PDF描述 |
|---|---|
| MCP23017T-E/SO | 16 I/O, PIA-GENERAL PURPOSE, PDSO28 |
| MCP23017-E/ML | 16 I/O, PIA-GENERAL PURPOSE, PQCC28 |
| MCP23S17-E/ML | 16 I/O, PIA-GENERAL PURPOSE, PQCC28 |
| MCP23S18-E/SO | PIA-GENERAL PURPOSE, PDSO28 |
| MCP23S18T-E/SP | PIA-GENERAL PURPOSE, PDIP28 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| MCP23S18 | 制造商:MICROCHIP 制造商全称:Microchip Technology 功能描述:16-Bit I/O Expander with Open-Drain Outputs |
| MCP23S18-E/MJ | 功能描述:接口-I/O扩展器 16B I/O Expander SPI interface RoHS:否 制造商:NXP Semiconductors 逻辑系列: 输入/输出端数量: 最大工作频率:100 kHz 工作电源电压:1.65 V to 5.5 V 工作温度范围:- 40 C to + 85 C 安装风格:SMD/SMT 封装 / 箱体:HVQFN-16 封装:Reel |
| MCP23S18-E/MJ | 制造商:Microchip Technology Inc 功能描述:; Bus Frequency:10MHz; IC Interface Type |
| MCP23S18-E/SO | 功能描述:接口-I/O扩展器 16B I/O Expander SPI interface RoHS:否 制造商:NXP Semiconductors 逻辑系列: 输入/输出端数量: 最大工作频率:100 kHz 工作电源电压:1.65 V to 5.5 V 工作温度范围:- 40 C to + 85 C 安装风格:SMD/SMT 封装 / 箱体:HVQFN-16 封装:Reel |
| MCP23S18-E/SP | 功能描述:接口-I/O扩展器 16B I/O Expander SPI interface RoHS:否 制造商:NXP Semiconductors 逻辑系列: 输入/输出端数量: 最大工作频率:100 kHz 工作电源电压:1.65 V to 5.5 V 工作温度范围:- 40 C to + 85 C 安装风格:SMD/SMT 封装 / 箱体:HVQFN-16 封装:Reel |
发布紧急采购，3分钟左右您将得到回复。