- 您现在的位置：买卖IC网 > PDF目录11599 > MCP2515T-I/ML (Microchip Technology)IC CAN CTLR W/SPI 2.0B 20-QFN PDF资料下载
参数资料
| 型号： | MCP2515T-I/ML |
| 厂商： | Microchip Technology |
| 文件页数： | 33/88页 |
| 文件大小： | 0K |
| 描述： | IC CAN CTLR W/SPI 2.0B 20-QFN |
| 标准包装： | 1 |
| 控制器类型： | CAN 接口 |
| 接口： | SPI 串行 |
| 电源电压： | 2.7 V ~ 5.5 V |
| 电流 - 电源： | 10mA |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 20-VFQFN 裸露焊盘 |
| 供应商设备封装： | 20-QFN 裸露焊盘（4x4） |
| 包装： | 标准包装 |
| 其它名称： | MCP2515T-I/MLDKR |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页当前第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页
2010 Microchip Technology Inc.
DS21801F-page 39
MCP2515
5.2
Synchronization
To compensate for phase shifts between the oscillator
frequencies of each of the nodes on the bus, each CAN
controller must be able to synchronize to the relevant
signal edge of the incoming signal. Synchronization is
the
process
by
which
the
DPLL
function
is
implemented.
When an edge in the transmitted data is detected, the
logic will compare the location of the edge to the
expected time (SyncSeg). The circuit will then adjust
the values of PS1 and PS2 as necessary.
There are two mechanisms used for synchronization:
1.
Hard synchronization
2.
Resynchronization
5.2.1
HARD SYNCHRONIZATION
Hard synchronization is only performed when there is a
recessive-to-dominant edge during a BUS IDLE
condition, indicating the start of a message. After hard
synchronization, the bit time counters are restarted with
SyncSeg.
Hard synchronization forces the edge that has
occurred to lie within the synchronization segment of
the
restarted
bit
time.
Due
to
the
rules
of
synchronization, if a hard synchronization occurs, there
will not be a resynchronization within that bit time.
5.2.2
RESYNCHRONIZATION
As a result of resynchronization, PS1 may be
lengthened or PS2 may be shortened. The amount of
lengthening or shortening of the phase buffer segments
has an upper-bound, given by the Synchronization
Jump Width (SJW).
The value of the SJW will be added to PS1 or
subtracted from PS2 (see Figure 5-3). The SJW
represents the loop filtering of the DPLL. The SJW is
programmable between 1 TQ and 4 TQ.
5.2.2.1
Phase Errors
The NRZ bit coding method does not encode a clock
into the message. Clocking information will only be
derived from recessive-to-dominant transitions. The
property which states that only a fixed maximum
number of successive bits have the same value (bit-
stuffing) ensures resynchronization to the bit stream
during a frame.
The phase error of an edge is given by the position of
the edge relative to SyncSeg, measured in TQ. The
phase error is defined in magnitude of TQ as follows:
e = 0 if the edge lies within SYNCSEG
e > 0 if the edge lies before the SAMPLE POINT
(TQ is added to PS1)
e < 0 if the edge lies after the SAMPLE POINT of
the previous bit (TQ is subtracted from PS2)
5.2.2.2
No Phase Error (e = 0)
If the magnitude of the phase error is less than or equal
to the programmed value of the SJW, the effect of a
resynchronization is the same as that of a hard
synchronization.
5.2.2.3
Positive Phase Error (e > 0)
If the magnitude of the phase error is larger than the
SJW and, if the phase error is positive, PS1 is
lengthened by an amount equal to the SJW.
5.2.2.4
Negative Phase Error (e < 0)
If the magnitude of the phase error is larger than the
resynchronization jump width and the phase error is
negative, PS2 is shortened by an amount equal to the
SJW.
5.2.3
SYNCHRONIZATION RULES
1.
Only recessive-to-dominant edges will be used
for synchronization.
2.
Only one synchronization within one bit time is
allowed.
3.
An edge will be used for synchronization only if
the value detected at the previous sample point
(previously read bus value) differs from the bus
value immediately after the edge.
4.
A transmitting node will not resynchronize on a
positive phase error (e > 0).
5.
If the absolute magnitude of the phase error is
greater than the SJW, the appropriate phase
segment will adjust by an amount equal to the
SJW.
相关PDF资料 |
PDF描述 |
|---|---|
| PIC16F1825T-I/ML | MCU PIC 14K FLASH 1K RAM 16QFN |
| PIC16F1828T-I/SS | IC MCU 8BIT 7KB FLASH 20SSOP |
| PIC16LF1828T-I/SS | IC MCU 8BIT 7KB FLASH 20SSOP |
| PIC16LF1824-E/P | IC MCU 8BIT 7KB FLASH 14PDIP |
| PIC16F1824-E/P | IC MCU 8BIT 7KB FLASH 14PDIP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| MCP2551 | 制造商:MICROCHIP 制造商全称:Microchip Technology 功能描述:High-Speed CAN Transceiver |
| MCP2551_07 | 制造商:MICROCHIP 制造商全称:Microchip Technology 功能描述:High-Speed CAN Transceiver |
| MCP2551_10 | 制造商:MICROCHIP 制造商全称:Microchip Technology 功能描述:High-Speed CAN Transceiver |
| MCP2551A-E/P | 功能描述:CAN 接口集成电路 Enhanced HI SPD CAN Transceiver RoHS:否 制造商:Texas Instruments 类型:Transceivers 工作电源电压:5 V 电源电流: 工作温度范围:- 40 C to + 85 C 封装 / 箱体:SOIC-8 封装:Tube |
| MCP2551A-E/SN | 功能描述:CAN 接口集成电路 Enhanced HI SPD CAN Transceiver RoHS:否 制造商:Texas Instruments 类型:Transceivers 工作电源电压:5 V 电源电流: 工作温度范围:- 40 C to + 85 C 封装 / 箱体:SOIC-8 封装:Tube |
发布紧急采购，3分钟左右您将得到回复。