- 您现在的位置：买卖IC网 > PDF目录80356 > MCW68332A (MOTOROLA INC) 32-BIT, MICROCONTROLLER, UUC PDF资料下载
参数资料
| 型号： | MCW68332A |
| 厂商： | MOTOROLA INC |
| 元件分类： | 微控制器/微处理器 |
| 英文描述： | 32-BIT, MICROCONTROLLER, UUC |
| 封装： | WAFER |
| 文件页数： | 83/111页 |
| 文件大小： | 650K |
| 代理商： | MCW68332A |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页当前第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页第107页第108页第109页第110页第111页
MC68332
MOTOROLA
MC68332TS/D
73
MSTR — Master/Slave Mode Select
0 = QSPI is a slave device and only responds to externally generated serial data.
1 = QSPI is system master and can initiate transmission to external SPI devices.
MSTR configures the QSPI for either master or slave mode operation. This bit is cleared on reset and
may only be written by the CPU.
WOMQ — Wired-OR Mode for QSPI Pins
0 = Outputs have normal MOS drivers.
1 = Pins designated for output by DDRQS have open-drain drivers.
WOMQ allows the wired-OR function to be used on QSPI pins, regardless of whether they are used as
general-purpose outputs or as QSPI outputs. WOMQ affects the QSPI pins regardless of whether the
QSPI is enabled or disabled.
BITS — Bits Per Transfer
In master mode, when BITSE in a command is set, the BITS field determines the number of data bits
transferred. When BITSE is cleared, eight bits are transferred. Reserved values default to eight bits.
BITSE is not used in slave mode.
The following table shows the number of bits per transfer.
CPOL — Clock Polarity
0 = The inactive state value of SCK is logic level zero.
1 = The inactive state value of SCK is logic level one.
CPOL is used to determine the inactive state value of the serial clock (SCK). It is used with CPHA to
produce a desired clock/data relationship between master and slave devices.
CPHA — Clock Phase
0 = Data is captured on the leading edge of SCK and changed on the following edge of SCK.
1 = Data is changed on the leading edge of SCK and captured on the following edge of SCK.
CPHA determines which edge of SCK causes data to change and which edge causes data to be cap-
tured. CPHA is used with CPOL to produce a desired clock/data relationship between master and slave
devices. CPHA is set at reset.
SPBR — Serial Clock Baud Rate
The QSPI uses a modulus counter to derive SCK baud rate from the MCU system clock. Baud rate is
selected by writing a value from 2 to 255 into the SPBR field. The following equation determines the
BITS
Bits per Transfer
0000
16
0001
Reserved
0010
Reserved
0011
Reserved
0100
Reserved
0101
Reserved
0110
Reserved
0111
Reserved
1000
8
1001
9
1010
10
1011
11
1100
12
1101
13
1110
14
1111
15
相关PDF资料 |
PDF描述 |
|---|---|
| MC68EN360CEM25L | 4 CHANNEL(S), 10M bps, LOCAL AREA NETWORK CONTROLLER, PQFP240 |
| M30626FJPGP | 16-BIT, FLASH, 24 MHz, MICROCONTROLLER, PQFP100 |
| M30302MC-XXXGP | 16-BIT, MROM, 16 MHz, MICROCONTROLLER, PQFP100 |
| M37542F8TGP | 8-BIT, FLASH, 8 MHz, MICROCONTROLLER, PQFP32 |
| M37542M4-XXXFP | 8-BIT, MROM, 8 MHz, MICROCONTROLLER, PDSO36 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| MCW-70A | 制造商:SPC Multicomp 功能描述:WATERPROOF COVER BLACK TOGGL 制造商:SPC Multicomp 功能描述:WATERPROOF COVER, BLACK, TOGGLE SWITCH; For Use With:20mm Lever Height Toggle Switches; Actuator / Cap Color:Black |
| MCW-70B | 制造商:SPC Multicomp 功能描述:WATERPROOF COVER BLACK TOGGL 制造商:SPC Multicomp 功能描述:WATERPROOF COVER, BLACK, TOGGLE SWITCH; For Use With:20mm Lever Height Toggle Switches; Actuator / Cap Color:Black |
| MCW74HC4851ATR DIE | 制造商:ON Semiconductor 功能描述: |
| MCWF06R1000BTL | 制造商:SPC Multicomp 功能描述:RESISTOR 0603 100R 0.1% 0. |
| MCWF06R1001BTL | 制造商:SPC Multicomp 功能描述:RESISTOR 0603 1K 0.1% 0.1W |
发布紧急采购，3分钟左右您将得到回复。