- 您现在的位置：买卖IC网 > PDF目录80356 > MCW68332A (MOTOROLA INC) 32-BIT, MICROCONTROLLER, UUC PDF资料下载
参数资料
| 型号： | MCW68332A |
| 厂商： | MOTOROLA INC |
| 元件分类： | 微控制器/微处理器 |
| 英文描述： | 32-BIT, MICROCONTROLLER, UUC |
| 封装： | WAFER |
| 文件页数： | 86/111页 |
| 文件大小： | 650K |
| 代理商： | MCW68332A |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页当前第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页第107页第108页第109页第110页第111页
MOTOROLA
MC68332
76
MC68332TS/D
HALT — Halt
0 = Halt not enabled
1 = Halt enabled
When HALT is asserted, the QSPI stops on a queue boundary. It is in a defined state from which it can
later be restarted.
SPSR contains QSPI status information. Only the QSPI can assert the bits in this register. The CPU
reads this register to obtain status information and writes it to clear status flags.
SPIF — QSPI Finished Flag
0 = QSPI not finished
1 = QSPI finished
SPIF is set after execution of the command at the address in ENDQP.
MODF — Mode Fault Flag
0 = Normal operation
1 = Another SPI node requested to become the network SPI master while the QSPI was enabled
in master mode (SS input taken low).
The QSPI asserts MODF when the QSPI is the serial master (MSTR = 1) and the SS input pin is negat-
ed by an external driver.
HALTA — Halt Acknowledge Flag
0 = QSPI not halted
1 = QSPI halted
HALTA is asserted when the QSPI halts in response to CPU assertion of HALT.
Bit 4 — Not Implemented
CPTQP — Completed Queue Pointer
CPTQP points to the last command executed. It is updated when the current command is complete.
When the first command in a queue is executing, CPTQP contains either the reset value ($0) or a point-
er to the last command completed in the previous queue.
6.5.3 QSPI RAM
The QSPI contains an 80-byte block of dual-access static RAM that is used by both the QSPI and the
CPU. The RAM is divided into three segments: receive data, transmit data, and command control data.
Receive data is information received from a serial device external to the MCU. Transmit data is infor-
mation stored by the CPU for transmission to an external peripheral. Command control data is used to
perform the transfer.
Refer to the following illustration of the organization of the RAM.
SPSR — QSPI Status Register
$YFFC1F
15
8
7
6
5
4
3
0
SPCR3
SPIF
MODF
HALTA
0
CPTQP
RESET:
0
相关PDF资料 |
PDF描述 |
|---|---|
| MC68EN360CEM25L | 4 CHANNEL(S), 10M bps, LOCAL AREA NETWORK CONTROLLER, PQFP240 |
| M30626FJPGP | 16-BIT, FLASH, 24 MHz, MICROCONTROLLER, PQFP100 |
| M30302MC-XXXGP | 16-BIT, MROM, 16 MHz, MICROCONTROLLER, PQFP100 |
| M37542F8TGP | 8-BIT, FLASH, 8 MHz, MICROCONTROLLER, PQFP32 |
| M37542M4-XXXFP | 8-BIT, MROM, 8 MHz, MICROCONTROLLER, PDSO36 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| MCW-70A | 制造商:SPC Multicomp 功能描述:WATERPROOF COVER BLACK TOGGL 制造商:SPC Multicomp 功能描述:WATERPROOF COVER, BLACK, TOGGLE SWITCH; For Use With:20mm Lever Height Toggle Switches; Actuator / Cap Color:Black |
| MCW-70B | 制造商:SPC Multicomp 功能描述:WATERPROOF COVER BLACK TOGGL 制造商:SPC Multicomp 功能描述:WATERPROOF COVER, BLACK, TOGGLE SWITCH; For Use With:20mm Lever Height Toggle Switches; Actuator / Cap Color:Black |
| MCW74HC4851ATR DIE | 制造商:ON Semiconductor 功能描述: |
| MCWF06R1000BTL | 制造商:SPC Multicomp 功能描述:RESISTOR 0603 100R 0.1% 0. |
| MCWF06R1001BTL | 制造商:SPC Multicomp 功能描述:RESISTOR 0603 1K 0.1% 0.1W |
发布紧急采购，3分钟左右您将得到回复。